Unified architecture level energy-efficiency metric

GLSVLSI 2002 - Proceedings of the 12th ACM Great Lakes Symposium on VLSI

Volumn , Issue , 2002, Pages 24-29

  Zyuban, Victor ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Architecture; Energy; Energy efficiency; Metric; Microarchitecture; Performance; Power

Indexed keywords

ARCHITECTURE; COMMERCE; COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT DESIGN; OPTIMIZATION; VLSI CIRCUITS;

ENERGY; METRIC; MICRO ARCHITECTURES; PERFORMANCE; POWER;

ENERGY EFFICIENCY;

EID: 84944398611     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505306.505313     Document Type: Conference Paper

References (13)

1. A. Alvandpour et al. A low leakage dynamic multi-ported register file in 0.13um CMOS. IEEE Symposium on Low Power Electronics and Design, August 2001.
2. D. Brooks, P. Bose, et al. Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors. IEEE MICRO, 20(6):26-44, November 2000.
3. T. Burd. Energy-Efficient Processor System Design. PhD thesis, University of California, Berkeley, 2001.
4. T. Burd and R. Brodersen. Energy efficient CMOS microprocessor design. In Proceedings of the 28th Annual Hawaii International Conference on System Sciences, pages 288-297, 1995.
5. A. Chandrakasan, S. Sheng, and R. Brodersen. Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4):473-484, April 1992.
6. R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277-1283, September 1996.
7. M. Horowitz, T. Indermaur, and R. Gonzalez. Low-power digital design. Proceedings of the IEEE Symposium on Low Power Electronics, pages 8-11, October 1994.
8. L Jia, Y. Gao, and H. Tenhunen. New metrics for architectural level power performance evaluation. In IEEE International Symposium on Circuits and Systems, pages 549-552, May 2000.
9. V. Tiwari et al. Reducing power in high-performance microprocessors. Proceedings of the Design Automation Conference, pages 732-737, 1998.
10. J. Veendrick. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE Journal of Solid-State Circuits, 19(4):468-473, August 1984.
11. N. Vijaykrishnan et al. Energy-driven integrated hardware-software optimizations using simplepower. In Proceedings of 27th Annual International Symposium on Computer Architecture, pages 95-106, 2000.
12. V. Zyuban and P. Kogge. Optimization of high-performance superscalar architectures for energy efficiency. In IEEE Symposium on Low Power Electronics and Design, pages 84-89, August 2000.
13. V. Zyuban and P. Kogge. Inherently lower-power high-performance superscalar architectures. IEEE Transactions on Computers, 50(3), March 2001.