Dynamic routing algorithm for avoiding hot spots in on-chip networks

Proceedings - 2006 International Conference on Design and Test of Integrated Systems in Nanoscale Technology, IEEE DTIS 2006

Volumn , Issue , 2006, Pages 179-183

  Sobhani, A ^a   Daneshtalab, M ^a   Neishaburi, M H ^a   Mottaghi, M D ^a   Afzali Kusha, Ali ^a   Fatemi, O ^a   Navabi, Z ^a,b  

^a UNIVERSITY OF TEHRAN   (Iran)

^b Northeastern University   (United States)

Author keywords

Dynamic routing algorithm; Network on chip

Indexed keywords

COMPUTER SOFTWARE; NANOTECHNOLOGY; NETWORK-ON-CHIP;

DENSE TRAFFICS; HOT SPOT; LOWER AVERAGE; MINIMAL PATH; ON-CHIP NETWORKS; REALISTIC TRAFFICS; ROUTING MODEL;

DYNAMIC ROUTING ALGORITHMS;

EID: 78650391228     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dtis.2006.1708696     Document Type: Conference Paper

References (16)

1. W. J. Dally and B. Towles, "Route packets, not wires: on-chip interconnection Networks," in Proc. DAC, pp. 684-689, June 2001.
2. R. Mullins, A. West, and S. Moore, "Low-Latency Virtual- Channel Routers for On-Chip Networks," in Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA'04), pp 188-197, 2004.
3. L. M. Ni and P. K. McKinley, "A survey of wormhole routing techniques in direct networks," IEEE Tran. on Computers, Vol 26, pp 62-76, Feb. 1993.
4. G. Chiu "The Odd-Even Turn Model for Adaptive Routing," IEEE Tran, On Parallel and Distributed System, Vol. 11, pp 729-738, July 2000.
5. J. Hu and R. Marculescu, "DyAD-Smart Routing for Networks-on-Chip," DAC, pp 260 - 263, 2004, San Diego, California, USA.
6. K. G. Shin and S. W. Daniel, "Analysis and implementation of hybrid switching," IEEE Tran. on Computers, vol. 45, no. 6, pp 684-692, 1996.
7. P. Kermani and L. Kleinrock, "Virtual cut-through: a new computer communication switching technique," in Computer Networks, Vol. 3, pp 267-286, Sept. 1979.
8. W. J. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," in Proc. DAC, pp 684-689, June 2001.
9. W. J. Dally and C. L. Seitz. "The torus routing chip," Distributed Computing, pp 187-196, 1986.
10. J. Liang, S. Swaminathan, and R. Tessier. "aSOC: a scalable, single-chip communication architectures," in IEEE Int. Conf. on Parallel Architectures and Compilation Techniques, pp 37-46, Oct. 2000.
11. E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch, "Load distribution with the proximity congestion awareness in a network on chip," in Proc. DATE, pp 1126-1127, March 2003.
12. L. Ni, P. K. McKinley, "A survey of wormhole routing techniques in direct networks," IEEE Computer, Vol 26, pp 62-76, 1993.
13. C. J. Glass and L. M. Ni, "The Turn Model for Adaptive Routing," Proc, Symp, Computer Architecture, pp 278-287, May 1992.
14. Wang, X. Zhu, L. Peh, S. Malik, "Orion: A Power-Performance Simulator for Interconnection Network," In Proc. Hot Interconnection, pp 294 - 305, August 2002.
15. R. V. Boppana and S. Chalasani, "A Comparison of Adaptive Wormhole Routing Algorithms," Proc. Int'l. Symp. Computer Architecture, pp 351-360, May 1993.
16. M. L Flugham and L. Snyder, "Performance of Chaos and Oblivious Routers under Non-Uniform Traffic," Technical Report UW-CSE-93-06-01, Univ. of Washington, July 1993.