A CMOS current-mode dynamic programming circuit

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 12, 2010, Pages 3112-3123

  Mak, Terrence ^a   Lam, Kai Pui ^b   Ng, H S ^b   Rachmuth, Guy ^c   Poon, Chi Sang ^c  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

^b CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

^c MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Bellman's equation; continuous time formulation; current mode circuit design; dynamic programming; fabrication and testing

Indexed keywords

BIOINFORMATICS; CMOS INTEGRATED CIRCUITS; CONTINUOUS TIME SYSTEMS; DECISION MAKING; ERROR COMPENSATION; INTEGRATED CIRCUIT MANUFACTURE; ITERATIVE METHODS; ORDINARY DIFFERENTIAL EQUATIONS; TIMING CIRCUITS;

BELLMAN'S EQUATIONS; CMOS CURRENT MODE ANALOG CIRCUITS; COMPUTATIONAL NETWORKS; COMPUTATIONAL PLATFORMS; CONTINUOUS TIME FORMULATIONS; CURRENT-MODE CIRCUIT; CURSE OF DIMENSIONALITY; DIGITAL IMPLEMENTATION;

DYNAMIC PROGRAMMING;

EID: 78650304290     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2010.2052661     Document Type: Article

References (36)

1. K. Lam and C. Tong, "Closed semiring connectionist network for the bellman-ford computation," IEE Proc. Comput. Digit. Tech., vol. 143, pp. 189-195, 1996. (Pubitemid 126760036)
2. R. Bellman, Dynamic Programming. Princeton, NJ: Princeton Univ. Press, 1957.
3. L. Ford and D. Fulkerson, Flows in Networks. Princeton, NJ: Princeton Univ. Press, 1962.
4. D. Bertsekas and J. Tsitsiklis, Neuro-Dynamic Programming. Belmont, MA: Athena Scientific, 1996.
5. R. Sutton and A. Barto, Reinforcement Learning: An Introduction. Cambridge, MA: MIT Press, 1998.
6. S. Haykin, Neural Networks-A Comprehensive Foundation, Second ed. Upper Saddle River, NJ: Prentice-Hall, 1999.
7. T. Mak, P. Sedcole, P. Cheung, W. Luk, and K. Lam, "A hybrid analogdigital routing network for NoC dynamic routing," in Proc. IEEE Int. Symp. Networks-on-Chip (NoC), 2007, pp. 173-182.
8. T. Mak, P. Cheung, W. Luk, and K. Lam, "A DP-network for optimal dynamic routing in network-on-chip," in Proc. ACM Int. Conf. Hardware/ Software Codesign Syst. Synthesis (CODES), 2009, pp. 119-128.
9. A. Kansal, J. Hsu, S. Zahedi, and M. B. Srivastava, "Power management in energy harvesting sensor networks," ACM Trans. Embedded Comput. Syst., vol. 6, no. 4, pp. 32-70, 2007.
10. R. Bellman, Adaptive Control Processes: A Guided Tour. Princeton, NJ: Princeton Univ. Press, 1961.
11. R. Bellman, "On a routing problem," Q. Appl. Math., vol. 16, pp. 87-90, 1958.
12. T. Cormen, C. Leiserson, and R. Rivest, Introduction to Algorithms. New York: McGraw-Hill, 1990.
13. C. Toumazou, F. J. Lidgey, and D. G. Haigh, Analogue IC Design: The Current-Mode Approach. London, U.K.: Inst. Electr. Eng., 1993.
14. C. Mead and M. Ismail, Analog VLSI Implementation of Neural Systems. New York: Springer, 1989.
15. A. Fish, V. Milrud, and O. Yadid-Pecht, "High-speed and high-precision current winner-take-all circuit," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 52, no. 3, pp. 131-135, Mar. 2005.
16. A. Demosthenous, S. Smedley, and J. Taylor, "A CMOS analog winner-takes-all network for large-scale applications," IEEE Trans, Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 3, pp. 300-304, Mar. 1998.
17. T. Serrano and B. Linares-Barranco, "A modular current-mode highprecision winner-take-all circuit," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 2, pp. 132-134, Feb. 1995.
18. J. Ramirez-Angulo, J. Molinar-Solis, S. Gupta, R. Carvajal, and A. Lopez-Martin, "A high-swing, high-speed CMOS WTA using differential flipped voltage followers," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 8, pp. 668-672, Aug. 2007.
19. R. Dlugosz and T. Talaska, "Low power current-mode binary-tree asynchronous min/max circuit," Microelectron. J., vol. 41, no. 1, pp. 64-73, 2010.
20. B.Wilamowski, D. Jordan, and O. Kaynak, "Low power current mode loser take-all circuit for image compression," in NASA Symp. VLSI Design, 2000, pp. 7.6.1-7.6.8.
21. E. Vittoz, "Analog VLSI signal processing: Why, where, and how?," J. VLSI Signal Process., vol. 8, pp. 27-44, 1994.
22. T. Mak, K.-P. Lam, H. S. Ng, G. Rachmuth, and C.-S. Poon, "A current-mode analog circuit for reinforcement learning problems," in IEEE Int. Symp. Circuits Syst. (ISCAS), 2007, pp. 1301-1304.
23. N. Donckers, C. Dualibe, and M. Verleysen, "A current-mode CMOS loser-take-all with minimum function for neural computations," in Proc. IEEE Symp. Circuits Syst., 2000, vol. 1, pp. 415-418.
24. T. Serrano-Gotarredona and B. Linares-Barranco, "A high-precision current-mode WTA-MAX circuit with multichip capability," IEEE J. Solid-State Circuits, vol. 33, pp. 280-286, 1998.
25. B. Mishra and M. Al-Hashimi, "Subthreshold FIR filter architecture for ultra low power applications," in Proc. 18th Int. Workshop PATMOS 2008, 2008, vol. 5349, Lecture Notes in Computer Science, pp. 1-10.
26. A. Wang and A. Chandrakasan, "A 180-mv subthreshold fft processor using a minimum energy design methodology," IEEE J. Solid State Circuits, vol. 40, no. 1, pp. 310-319, Jan. 2001.
27. T. Serrano-Gotarredona and B. Linares-Barranco, "Systematic width-and-length dependent CMOS transistor mismatch characterization and simulation," Analog Integr. Circuits Signal Process., vol. 21, pp. 271-296, 1999.
28. M. Figueroa, S. Bridges, and C. Diorio, "On-chip compensation of device-mismatch effects in analog VLSI neural networks," in Proc. Neural Inf. Process. Syst. Conf., 2005, vol. 17, pp. 441-448.
29. C. Diorio, D. Hsu, and M. Figueroa, "Adaptive CMOS: From biological inspiration to systems-on-a-Chip," Proc. IEEE, vol. 90, no. 3, pp. 345-357, Mar. 2002. (Pubitemid 43779295)
30. C. Michael and M. Ismail, "Statistical modeling of device mismatch for analog mos integratedcircuits," IEEE J. Solid-State Circuits, vol. 27, pp. 154-166, 1992.
31. K. Papathanasiou, "A designer's approach to device mismatch: Theory, modeling, simulation techniques, scripting, applications and examples," Analog Integr. Circuits Signal Process., vol. 48, no. 2, pp. 95-106, 2006.
32. J. Croon, W. Sansen, and H. Maes, Matching Properties of Deep Sub- Micron MOS Transistors. New York: Springer-Verlag, 2005.
33. A. Hastings, Art of Analog Layout. Upper Saddle River, NJ: Prentice- Hall, 2005.
34. P. Leary, "Practical aspects of mixed analogue and digital design," in Analogue-Digital ASICs: Circuit Techniques, Design Tools and Applications, , ser. IEE Circuits and Systems. London, U.K.: Peter Peregrinus Ltd., 1991, pp. 213-238.
35. A. Rantzer and M. Johansson, "Piecewise linear quadratic optimal control," IEEE Trans. Autom. Control, vol. 45, no. 4, pp. 629-637, Apr. 2000.
36. A. Rantzer, "Dynamic programming via convex optimization," Proc. IFAC World Congr., pp. 491-496, 1999.