High-Speed and High-Precision Current Winner-Take-All Circuit

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 52, Issue 3, 2005, Pages 131-135

  Fish, Alexander ^a   Milrud, Vadim ^a   Yadid Pecht, Orly ^a,b  

^a VLSI Systems Center   (Israel)

^b UNIVERSITY OF CALGARY   (Canada)

Author keywords

Analog circuits; analog integrated circuits; CMOS analog integrated circuits; neural networks; winner take all (WTA)

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; INTEGRATED CIRCUIT TESTING; NEURAL NETWORKS;

ANALOG INTEGRATED CIRCUITS; CMOS ANALOG INTEGRATED CIRCUITS; WINNER TAKE ALL (WTA) CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 15944424556     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2004.842062     Document Type: Article

References (33)

1. J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, Winner-Take-All Networks of O(n) Complexity, D. S. Touretzky, Ed. San Mateo, CA: Morgan Kaufmann, 1989, vol. 1, pp. 703–711.
2. A. G. Andreou, K. A. Boahen, A. Pavasovic, P. O. Pouliquen, R. E. Jenkins, and K. Strohbehn, “Current-mode subthreshold MOS circuits for analog VLSI neural systems,” IEEE Trans. Neural Netw., vol. 2, no. 2, pp. 205–213, Mar. 1991.
3. K. A. Boahen, A. G. Andreou, P. O. Pouliquen, and R. E. Jenkins, “Current-mode based analog circuits for synthetic neural systems,” U.S. Patent 5206541, Apr. 27, 1993.
4. P. O. Pouliquen, A. G. Andreou, K. Strohbehn, and R. E. Jenkins, “An associative memory integrated system for character recognition,” in Proc. 36th Midwest Symp. Circuits Systems, Detroit, MI, Aug. 1993, pp. 762–765.
5. J. A. Startzyk and X. Fang, “CMOS current-mode winner-take-all circuit with both excitatory and inhibitory feedback,” Electron. Lett., vol. 29, no. 10, pp. 908–910, 1993.
6. S. P. DeWeerth and T. G. Morris, “CMOS current-mode winner-take-all circuit with distributed hysteresis,” Electron. Lett., vol. 31, no. 13, pp. 1051–1053, 1995.
7. G. Indiveri, “A current-mode hysteretic winner-take-all network, with excitatory and inhibitory coupling,” Analog Integr. Circuits Signal Process., vol. 28, pp. 279–291, 2001.
8. D. M. Wilson and S. P. DeWeerth, “Winning isn't everything,” in Proc. IEEE ISC AS'95, 1995, pp. 105–108.
9. R. Kalim and D. M. Wilson, “Semi-parallel rank-order filtering in analog VLSI,” in Proc. IEEE ISCAS'99, vol. 2, 1999, pp. 232–235.
10. T. Serrano and B. Linares-Barranco, “A modular current-mode high-precision winner-take-all circuit,” IEEE Trans. Circuits Syst. II, vol. 42, no. 2, pp. 132–134, Feb. 1995.
11. A. Nakada, M. Konda, T. Morimoto, T. Yonezawa, T. Shibata, and T. Ohmi, “Fully-parallel VLSI implementation of vector quantization processor using neuron-MOS technology,” IEICE Trans. Electron., vol. E82C, no. 9, pp. 1730–1738, Sep. 1999.
12. J. L. Meador and P. D. Hylander, “Pulse coded winner-take-all networks,” in Silicon Implementation of Pulse Coded Neural Networks, M. E. Zaghloul, J. L. Meador, and R. W. Newcomb, Eds. Norwell, MA: Kluwer, 1994, ch. 5, pp. 79–99.
13. E. I. ElMasry, H. K. Yang, and M. A. Yakout, “Implementations of artificial neural networks using current-mode pulse width modulation technique,” IEEE Trans. Neural Netw., vol. 8, no. 3, pp. 532–548, May 1997.
14. J. Choi and B. J. Sheu, “A high-precision VLSI winner-take-all circuit for self-organizing neural networks,” IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 576–584, May 1993.
15. H. M. Yu, R. S. Miyaoka, and T. K. Lewellen, “A high-speed and high-precision winner-select-output (WSO) ASIC,” IEEE Trans. Nuclear Sci., vol. 45, no. 3, pp. 772–776, Jun. 1998.
16. K. T. Lau and S. T. Lee, “A CMOS winner-takes-all circuit for self-organizing neural networks,” Int. J. Electron., vol. 84, no. 2, pp. 131–136, 1998.
17. Y. He and E. Sanchez-Sinencio, “Min-net winner-take-all CMOS implementation,” Electron. Lett., vol. 29, no. 14, p. 3, 1993.
18. A. Demosthenous, S. Smedley, and J. Taylor, “A CMOS analog winner-take-all network for large-scale applications,” IEEE Trans. Circuits Syst. I, vol. 45, no. 3, pp. 300–304, Mar. 1998.
19. P. O. Pouliquen, A. G. Andreou, and K. Strohbehn, “Winner-takes-all associative memory: a hamming distance vector quantizer,” in Analog Integr. Circuits Signal Process. Norwell, MA: Kluwer, 1997, vol. 13, pp. 221–222.
20. Y. Fang, M. A. Cohen, and T. G. Kincaid, “Dynamics of a winner-take-all neural network,” Neural Netw., vol. 9, no. 7, pp. 1141–1154, 1996.
21. G. Indiveri, “A neuromorphic VLSI device for implementing 2D selective attention systems,” IEEE Trans. Neural Netw., vol. 12, no. 6, pp. 1455–1463, Nov. 2001.
22. T. G. Morris, T. K. Horiuchi, and P. DeWeerth, “Object-based selection within an analog VLSI visual attention system,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 12, pp. 1564–1572, Dec. 1998.
23. T. G. Moris and S. P. DeWeerth, “A smart-scanning analog VLSI visual-attention system,” Analog Integr. Circuits Signal Process., vol. 21, pp. 67–78, 1999.
24. T. G. Moris and S. P. DeWeerth, “Analog VLSI excitatory feedback circuits for attentional shifts and tracking,” Analog Integr. Circuits Signal Process., vol. 13, no. 1/2, pp. 79–92, 1997.
25. T. Horiuchi and E. Niebur, “Conjunction search using a 1-d analog VLSI based attentional search/tracking chip,” in Proc. 1999 Conf. Advanced Research VLSI, 1999, pp. 276–290.
26. T. G. Moris, S. P. DeWeerth, T. K. Horiuchi, and C. Koch, “Analog VLSI circuits for attention-based, visual tracking,” in Proc. Neural Information Processing System Conf, Denver, CO, Dec. 1996.
27. G. Indiveri, “Neuromorphic analog VLSI sensor for visual tracking: circuits and application examples,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 11, pp. 1337–1347, Nov. 1999.
28. C. S. Wilson, T. G. Morris, and P. DeWeerth, “A two-dimensional, object-based analog VLSI visual attention system,” in Proc. 20th Anniversary Conference on Advanced Research in VLSI, vol. 20, Mar. 1999, pp. 291–308.
29. V. Brajovic and T. Kanade, “Computational sensor for visual tracking with attention,” IEEE J. Solid-State Circuits, vol. 33, no. 8, Aug. 1998.
30. N. Kumar, P. O. Pouliquen, and A. G. Andreou, “Device mismatch limitations on the performance of a Hamming distance classifier,” in Proc. 1993 IEEE Int. Workshop on Defect and Fault Tolerance in VLSI Systems, R. Stefanelli, Ed., 1993, pp. 327–334.
31. N. Kumar, P. O. Pouliquen, and A. G. Andreou, “Device mismatch limitations on the performance of an associative memory system,” in Proc. 36th Midwest Symp. Circuits Systems, Detroit, MI, Aug. 1993, pp. 570–573.
32. T. Serrano-Gotarredona and B. Linares-Barranco, “A high-precision current-mode WTA-MAX circuit with multichip capability,” IEEE J. Solid-State Circuits, vol. 33, pp. 280–286, Feb. 1998.
33. H. Miwa, K. Yang, P. O. Pouliquen, N. Kumar, and A. G. Andreou, “Storage enhancement techniques for digital memory based, analog computational engines,” in Proc. 1994 Int. Symp. Circuits Syst., vol. 5, London, U.K., Jun. 1994, pp. 45–48.