Model-driven design-space exploration for embedded systems: The octopus toolset

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6415 LNCS, Issue PART 1, 2010, Pages 90-105

  Basten, Twan ^a,b   Van Benthum, Emiel ^b   Geilen, Marc ^b   Hendriks, Martijn ^c   Houben, Fred ^c   Igna, Georgeta ^c   Reckers, Frans ^a   De Smet, Sebastian ^d   Somers, Lou ^b,d   Teeselink, Egbert ^b   Trčka, Nikola ^b   Vaandrager, Frits ^c   Verriet, Jacques ^a   Voorhoeve, Marc ^b   Yang, Yang ^b  

^a EMBEDDED SYSTEMS INSTITUTE   (Netherlands)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^c RADBOUD UNIVERSITY NIJMEGEN   (Netherlands)

^d Oce Technologies   (Netherlands)

Author keywords

Analysis; CPN Tools; Design space exploration; Embedded Systems; Modeling; Uppaal

Indexed keywords

ANALYSIS; CPN TOOLS; DESIGN SPACE EXPLORATION; MODELING; UPPAAL;

DESIGN; EQUIPMENT; FORMAL METHODS; SPACE RESEARCH;

EMBEDDED SYSTEMS;

EID: 78650299936     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-16558-0_10     Document Type: Conference Paper

References (28)

1. Balarin, F., et al.: Hardware-Software Co-design of Embedded Systems: The POLIS Approach. Kluwer, Dordrecht (1997)
2. Behrmann, G., et al.: Uppaal 4.0. In: Proc. QEST, pp. 125-126. IEEE, Los Alamitos (2006)
3. Bleuler, S., et al.: PISA - A Platform and Programming Language Independent Interface for Search Algorithms. In: Fonseca, C.M., Fleming, P.J., Zitzler, E., Deb, K., Thiele, L. (eds.) EMO 2003. LNCS, vol. 2632, pp. 494-508. Springer, Heidelberg (2003)
4. Brekling, A.W., et al.: Models and Formal Verification of Multiprocessor System-on-Chips. J. Log. Algebr. Program. 77(1-2), 1-19 (2008)
5. Davare, A., et al.: A Next-Generation Design Framework for Platform-based Design. In: Proc. DVCon 2007 (February 2007)
6. David, A., et al.: Model-based Framework for Schedulability Analysis Using Uppaal 4.1. In: Model-based Design for Embedded Systems, pp. 121-143. Taylor & Francis, Abington (2009)
7. CoFluent Design. CoFluent Studio (2010), http://www.cofluentdesign.com
8. Esterel, Scade (2010), http://www.esterel-technologies.com/products/ scade-suite
9. Gries, M.: Methods for Evaluating and Covering the Design Space during Early Design Development. Integration, the VLSI Journal 38, 131-183 (2004)
10. Hamann, A., et al.: A Framework for Modular Analysis and Exploration of Heterogeneous Embedded Systems. Real-Time Systems 33, 101-137 (2006) (Pubitemid 44198116)
11. Hennessy, M., Milner, R.: On Observing Nondeterminism and Concurrency. In: de Bakker, J.W., van Leeuwen, J. (eds.) ICALP 1980. LNCS, vol. 85, pp. 299-309. Springer, Heidelberg (1980)
12. Igna, G., et al.: Formal Modeling and Scheduling of Data Paths of Digital Document Printers. In: Cassez, F., Jard, C. (eds.) FORMATS 2008. LNCS, vol. 5215, pp. 170-187. Springer, Heidelberg (2008)
13. Jensen, K., et al.: Coloured Petri Nets and CPN Tools for Modelling and Validation of Concurrent Systems. STTT 9(3-4) (2007)
14. Jensen, K., Kristensen, L.M.: Coloured Petri Nets. Springer, Heidelberg (2009)
15. Keinert, J., et al.: SystemCoDesigner - An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications. ACM Trans. Design Automation of Electronic Systems 14, Art. No. 1 (2009)
16. Kienhuis, B., et al.: An Approach for Quantitative Analysis of Application-specific Dataflow Architectures. In: Proc. ASAP 1997, pp. 338-34. IEEE, Los Alamitos (1997)
17. Ledeczi, A., et al.: Modeling Methodology for Integrated Simulation of Embedded Systems. ACM Trans. Model. Comput. Simul. 13(1), 82-103 (2003)
18. Lee, I., et al.: Resources in Process Algebra. J. Log. Algebr. Progr. 72, 98-122 (2007)
19. Lukasiewycz, M., et al.: Opt4J: Meta-heuristic Optimization Framework for Java. opt4j.sourceforge.net (2010)
20. Mousavi, M.R., et al.: PARS: A Process Algebra with Resources and Schedulers. In: Larsen, K.G., Niebert, P. (eds.) FORMATS 2003. LNCS, vol. 2791, pp. 134-150. Springer, Heidelberg (2004)
21. Palermo, G., et al.: Multi-objective Design Space Exploration of Embedded Systems. J. Embedded Computing 1, 305-316 (2005)
22. Pimentel, A.D.: The Artemis Workbench for System-Level Performance Evaluation of Embedded Systems. Int'l J. Embedded Systems 3(3), 181-196 (2008)
23. Sander, I., Jantsch, A.: System Modeling and Transformational Design Refinement in ForSyDe. IEEE T. Comput.-Aid. Design 23(1), 17-32 (2004)
24. MLDesign Technologies. MLDesigner (2010), http://www.mldesigner.com
25. Theelen, B.D., et al.: Software/Hardware Engineering with the Parallel Object-Oriented Specification Language. In: Proc. Memocode 2007, pp. 139-148. IEEE, Los Alamitos (2007)
26. Trcka, N., et al.: Parameterized Timed Partial Orders with Resources: Formal Definition and Semantics. Tech. Rep. ESR-2010-01, Eindhoven Univ. of Tech. (2010)
27. Uppaal Web Site, Web Help (2010), http://www.uppaal.com
28. Viskic, I., et al.: Design Exploration and Automatic Generation of MPSoC Platform TLMs from Kahn Process Network Applications. In: Proc. LCTES, pp. 77-84. ACM, New York (2010)