Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications

Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)

Volumn , Issue , 2010, Pages 77-84

  Viskic, Ines ^a   Yu, Lochi ^a   Gajski, Daniel ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

automatic generation; kahn process; process mapping; process network; transaction level model

Indexed keywords

ABSTRACT PLATFORMS; AUTOMATIC GENERATION; DATAFLOW; DESIGN EXPLORATION; DIRECT COMMUNICATIONS; ERROR-RESILIENT; H.264 ENCODERS; HETEROGENEOUS PLATFORMS; KAHN PROCESS; KAHN PROCESS NETWORKS; MESSAGE ROUTER; MODEL OF COMPUTATION; MULTI-MASTER; MULTIPROCESSOR-SYSTEM; PLATFORM MODELS; PROCESS MAPPING; SHARED MEMORIES; SUPPORT NETWORKS; SYSTEM PLATFORMS; TIME-TO-MARKET; TRANSACTION LEVEL MODELING;

DESIGN; DISPENSERS; LINGUISTICS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; PROGRAM COMPILERS; ROUTERS; SYSTEMS ANALYSIS;

EMBEDDED SYSTEMS;

EID: 77954462416     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1755888.1755900     Document Type: Conference Paper

References (20)

1. Xml. http://www.w3.org/XML.
2. Xml schema. http://www.w3.org/XML/Schema.
3. Samar Abdi and Daniel Gajski. Ubc: A universal bus channel for transaction level modeling. Number CECS-TR-06-07, University of California, Irvine, April 2006.
4. F Bruschi, E Di Nitto, and D Sciuto. Systemc code generation from uml model. In Proc. Int. Forum on Specification and Design Languages. FDL'04, Frankfurt, September 2003.
5. Joseph Buck, Soonhoi Ha, Edward A. Lee, and David G. Messerschmitt. Ptolemy: A framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation, 4(2):155-182, April 1994.
6. L. Carloni, F.D. Bernardinis, C. Pinello, and A. Sangiovanni-Vicentelli. Embedded Systems Handbook, chapter Platform-based design for embedded systems. CRC Press, 2005.
7. Wander O. Cesário, Damien Lyonnard, Gabriela Nicolescu, Yanick Paviot, Sungjoo Yoo, Ahmed A. Jerraya, Lovic Gauthier, and Mario Diaz-Nava. Multiprocessor SoC platforms: A component-based design approach. IEEE Design and Test of Computers, 19(6), November/December 2002.
8. Sangiovanni-Vincentelli et al. A next-generation design framework for platform based design. In In Conference on Using Hardware Design and Verification Languages (DVCon), February 2007.
9. Daniel Gajski, Hansu Cho, and Samar Abdi. General transducer architecture. Number CECS-TR-05-08, University of California, Irvine, August 2005.
10. Thorsten Grötker, Stan Liao, Grant Martin, and Stuart Swan. System Design with SystemC. Kluwer Academic Publishers, 2002.
11. G. Kahn. The Semantics of Simple Language for Parallel Programming. In Proceedings of Information Processing, pages 471-475, Stockholm, Sweden, August 1974.
12. G. Kahn and D.B. MacQueen. Coroutines and Networks of Parallel Programming. In Proceedings of Information Processing, pages 993-998, August 1977.
13. H. Kopetz, R. Obermaisser, C.E. Salloum, and B. Huber. Automotive software development for a multi-core system-on-a-chip. In Proceedings of the 4th International Workshop on Software Engineering for Automotive Systems (SEAS'07), Washington, DC, USA, 2007.
14. Hermann Kopetz and Gather Bauer. The Time-Triggered Architecture. Proceedings of the IEEE, 91(1):126-113, January 2003.
15. Achim Österling, Thomas Brenner, Rolf Ernst, Dirk Herrmann, Thomas Scholz, and Wei Ye. The COSYMA system. In Jorgen Staunstrup and Wayne Wolf, editors, Hardware/Software Co-Design: Principles and Practice. Kluwer Academic Publishers, 1997.
16. A Sarmento, W Cesario, and A Jerraya. Automatic building of executable models from abstract soc architectures made of heterogeneous subsystems. In Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping, June 2004.
17. Gunar Schirner, Andreas Gerstlauer, and Rainer Doemer. Abstract Multifaceted Modeling of Embedded Processors for System-Level Design. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC), Yokohama, Japan, January 2007.
18. M.J. Rutten Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. Eclipse: Heterogeneous Multiprocessor Architecture for Flexible Media Processing. In Workshop on Parallel and Distributed Computing in Image Processing, Video Processing and Multimedia (PDVIM'02), Fort Lauderdale, Florida, April 2002.
19. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. System Design using Kahn Process Networks: The Compaan/Laura Approach. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference, pages 340-345, Paris, France, February 2004.
20. Lochi Yu, Samar Abdi, and Daniel Gajski. Transaction level platform modeling in systemc for multi-processor designs. Number CECS-TR-07-01, University of California, Irvine, July 2007.