An 8.5-Gb/s fully integrated CMOS optoelectronic receiver using slope-detection adaptive equalizer

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 12, 2010, Pages 2861-2873

  Lee, Dongmyung ^a   Han, Jungwon ^b   Han, Gunhee ^a   Park, Sung Min ^b  

^a Yonsei University   (South Korea)

^b Ewha Womans University   (South Korea)

Author keywords

Adaptive equalizers; limiting amplifiers; negative impedance compensation; optoelectronic integrated circuits; silicon photodiodes; slope detection; transimpedance amplifiers

Indexed keywords

ADAPTIVE EQUALIZER; IMPEDANCE COMPENSATION; LIMITING AMPLIFIERS; OPTOELECTRONIC INTEGRATED CIRCUITS; SILICON PHOTODIODES; SLOPE DETECTION; TRANSIMPEDANCE AMPLIFIERS;

BANDWIDTH; CMOS INTEGRATED CIRCUITS; DIFFERENTIAL AMPLIFIERS; HETEROJUNCTION BIPOLAR TRANSISTORS; INTEGRATED CIRCUITS; OPTICAL COMMUNICATION; OPTOELECTRONIC DEVICES; PHOTODIODES;

EQUALIZERS;

EID: 78650074079     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2077050     Document Type: Conference Paper

References (21)

1. C. Rooman, D. Coppée, and M. Kuijk, "Asynchronous 250-Mb/s optical receivers with integrated detector in standard CMOS technology for optocoupler applications", IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 953-958, Jul. 2000.
2. C. L. Schow, J. D. Schaub, R. Li, and J. C. Campbell, "A 1 Gbit/s monolithically integrated silicon nMOS optical receiver", IEEE J. Sel. Topics Quantum Electron., vol. 4, no. 6, pp. 1035-1039, Nov.-Dec. 1998.
3. H. Zimmermann and T. Heide, "A monolithically integrated 1-Gb/s optical receiver in 1-μmCMOS technology", IEEE Photon. Technol. Lett., vol. 13, no. 7, pp. 711-713, Jul. 2001.
4. W.-K. Huang, Y.-C. Liu, and Y.-M. Hsin, "Bandwidth enhancement in Si photodiode by eliminating slow diffusion photocarriers", Electron. Lett, vol. 44, no. 1, pp. 52-53, Jan. 2008.
5. J. Youn, H. Kang, M. Lee, K. Park, and W. Choi, "High-speed CMOS integrated optical receiver with an avalanche photodetector", IEEE Photon. Technol. Lett., vol. 21, no. 20, pp. 1553-1555, 2009.
6. D. Kucharski et al, "10 Gb/s 15 mW optical receiver with integrated germanium photodetector and hybrid inductor peaking in 0.13 μm SOI CMOS technology", IEEEISSCCDig. Tech. Papers, pp. 360-361, Feb. 2010.
7. M. Jutzi, M. Grözing, E. Gaugler, W. Mazioschek, and M. Berroth, "2-Gb/s CMOS optical integrated receiver with a spatially modulated photodetector", IEEE Photon. Technol. Lett, vol. 17, no. 6, pp. 1268-1270, Jun. 2005.
8. F. Tavernier and M. S. J. Steyaert, "High-speed optical receivers with integrated photodiode in 130 nm CMOS", IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2856-2867, Oct. 2009.
9. T. S.-C. Kao and A. C. Carusone, "A 5-Gbps optical receiver with monolithically integrated photodetector in 0.18-μm CMOS", in IEEE RFIC Symp. Dig. Tech. Papers, Jun. 2009, pp. 451-454.
10. S. Radovanovic, A. J. Annema, and B. Nauta, "A 3-Gb/s optical receiver front-end in 0.18 μm CMOS", IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1706-1717, Aug. 2005.
11. W.-Z. Chen, S. H. Huang, G. W. Wu, C. C. Liu, and Y. T. Huang, "A 3.125 Gbps CMOS fully integrated optical receiver with adaptive analog equalizer", in Proc. IEEE ASSCC, Nov. 2007, pp. 396-399.
12. W.-Z. Chen, Y. L. Cheng, and D. S. Lin, "1.8 V, 10 Gb/s fully integrated CMOS optical receiver analog front-end", IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1388-1396, Jun. 2005.
13. E. Sackinger and W. C. Fischer, "A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers", IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1884-1888, Dec. 2000. (Pubitemid 32138758)
14. S. Galal and B. Razavi, "10Gb/s limiting amplifier and laser/modulator driver in 0.18 μm CMOS technology", IEEE ISSCC Dig. Tech. Papers, pp. 188-189, Feb. 2003.
15. H. Y. Huang, J. C. Chien, and L. H. Lu, "A 10-Gb/sinductorlessCMOS limiting amplifier with third-order interleaving active feedback", IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1111-1120, May 2007.
16. S. M. Park and H. Yoo, "1.25-Gb/s regulated cascode CMOS transimpedance amplifier for gigabit ethernet application", IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 112-121, Jan. 2004.
17. J.-S. Choi, M.-S. Hwang, and D.-K. Jeong, "A 0.18-μm CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method", IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 419-425, Mar. 2004.
18. J. Lee, "A 20-Gb/s adaptive equalizer in 0.13-μm CMOS technology", IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2058-2066, Sep. 2006. (Pubitemid 44335014)
19. C. Kromer, G. Sialm, T. Morf, M. L. Schmatz, F. Ellinger, D. Erni, and H. Jäckel, "A low-power 20-GHz 52-dB Ω transimpedance amplifier in 80-nm CMOS", IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 885-894, Jun. 2004.
20. D. Lee, J. Han, G. Han, and S. M. Park, "10-Gb/s 0.0065-mm2 6-mW analogue adaptive equaliser utilising negative capacitance", Electron. Lett., pp. 863-865, Aug. 2009.
21. K. Yoo, D. Lee, G. Han, S. M. Park, and W. Oh, "A 1.2 V 5.2 mW 40 dB 2.5 Gb/s limiting amplifier in 0.18-μm CMOS using negative impedance compensation", IEEE ISSCC Dig. Tech. Papers, pp. 23-24, Feb. 2007.