A 3-Gb/s optical detector in standard CMOS for 850-nm optical communication

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 8, 2005, Pages 1706-1717

  Radovanović, Saša ^a,b   Annema, Anne Johan ^a,c   Nauta, Bram ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

^b National Semiconductor BV   (Netherlands)

^c UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

CMOS analog integrated circuits; Data communication; Equalizers; Optical communication; Optical receivers; Photodiodes; Robustness issues

Indexed keywords

CMOS ANALOG INTEGRATED CIRCUITS; DATA COMMUNICATION; OPTICAL RECEIVERS; ROBUSTNESS ISSUES;

BIT ERROR RATE; CMOS INTEGRATED CIRCUITS; DETECTORS; EQUALIZERS; OPTICAL COMMUNICATION; PHOTODIODES; POWER AMPLIFIERS; ROBUSTNESS (CONTROL SYSTEMS); SIGNAL RECEIVERS;

OPTICAL DEVICES;

EID: 23744505560     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.852030     Document Type: Article

References (25)

1. J. Choi, B. J. Sheu, and O. T. C. Chen, "A monolithic GaAs receiver for optical interconnect systems," IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 328-331, Mar. 1994.
2. C. Takano, K. Tanaka, A. Okubora, and J. Kasahara, "Monolithic integration of 5-Gb/s optical receiver block for short distance communication," IEEE J. Solid-State Circuits, vol. 27, no. 10, pp. 1431-1433, Oct. 1992.
3. M. Bitter, R. Bauknecht, W. Hunziker, and H. Melchior, "Monolithic InOaAs-InP p-i-n/HBT 40-Gb/s optical receiver module," IEEE Photon. Technol. Lett., vol. 12, no. 1, pp. 74-76, Jan. 2000.
4. H.-G. Bach, A. Beling, G. C. Mekonnen, and W. Schlaak, "Design and fabrication of 60-Gb/s InP-based monolithic photoreceiver OEIC's and modules," IEEE J. Sel. Topics Quantum Electron., vol. 8, no. 6, pp. 1445-1450, Nov.-Dec. 2002.
5. D. Huber, R. Bauknecht, C. Bergamaschi, M. Bitter, A. Huber, T. Morf, A. Neiger, M. Rohner, I. Schnyder, V. Schwarz, and A. Jackel, "InP-InGaAs single HBT technology for photoreceiver OEIC's at 40 Gb/s and beyond," J. Lightwave Technol., vol. 18, no. 7, pp. 992-1000, Jul. 2000.
6. T. K. Woodward and A. V. Krishnamoorthy, "1-Gb/s integrated optical detectors and receivers in commercial CMOS technologies," IEEE J. Sel. Topics Quantum Electron., vol. 5, no. 2, pp. 146-156, Mar.-Apr. 1999.
7. M. Ghioni, F. Zappa, V. P. Kesan, and J. Warnock, "A VLSI-compatible high speed silicon photodetector for optical datalink applications," IEEE Trans. Electron Devices, vol. 43, no. 7, pp. 1054-1060, Jul. 1996.
8. S. M. Csutak, J. D. Schaub, W. E. Wu, R. Shimer, and J. C. Campbell, "High-speed monolithically integrated silicon photoreceivers fabricated in 130-nm CMOS technology," J. Lightwave Technol., vol. 20, no. 9, pp. 1724-1729, Sep. 2002.
9. C. L. Schow, J. D. Schaub, R. Li, and J. C. Campbell, "A 1 Gbit/s monolithically integrated silicon nMOS optical receiver," IEEE J. Sel. Topics Quantum Electron., vol. 4, no. 6, pp. 1035-1039, Nov.-Dec. 1999.
10. H. Zimmermann and T. Heide, "A monolithically integrated 1-Gb/s optical receiver in l-μm CMOS Technology," IEEE Photon. Technol. Lett., vol. 13. no. 7, pp. 711-713, Jul. 2001.
11. P. J. W. Lim, A. Y. C. Tzeng, H. L. Chuang, and S. A. St Onge, "A 3.3-V monolithic photodetector/CMOS preamplifier for 531 Mb/s optical data link applications," in IEEE ISSCC Dig. Tech. Papers, 1993, pp. 96-97.
12. J. Genoe, D. Coppee, J. H. Stiens, R. A. Vounckx, and M. Kuijk, "Calculation of the current response of the spatially modulated light CMOS detectors," IEEE Trans. Electron Devices, vol. 48, no. 9, pp. 1892-1902, Sep. 2001.
13. C. Rooman, M. Kuijk, R. Windisch, R. Vounckx, G. Borghs, A. Plichta, M. Brinkmann, K. Gerstner, R. Strack, P. Van Daele, W. Woittiez, R. Baets, and P. Heremans, "Inter-chip optical interconnects using imaging fiber bundles and integrated CMOS detectors," in Proc. Eur. Conf. Optical Communication (ECOC), Oct. 2001, pp. 296-297.
14. R. Swoboda, J. Knorr, and H. Zimmermann, "A 2.4 GHz-bandwidth OEIC with voltage-up-converter," in Proc. 30th ESSCIRC, 2004, pp. 223-226.
15. S. Radovanović, A. J. Annema, and B. Nauta, "3 Gb/s monolithically integrated photodiode and pre-amplifier in standard 0.18 μm," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 472-472.
16. S. Alexander, Optical Communication Receiver Design. Bellingham, WA: SPIE Press, 1997.
17. S. Radovanović, A. J. Annema, and B. Nauta, "Physical and electrical bandwidths of integrated photodiodes in standard CMOS technology," Proc. EDSSC 2003, pp. 95-98.
18. _, "On optimal structure and geometry of high-speed integrated photodiodes in a standard CMOS technology," in Proc. 5th Pacific Rim Conf. Lasers and Electro-optics, Taipei, Taiwan, R.O.C., 2003, pp. 87-88.
19. S. Radovanović, "High-speed photodiodes in standard CMOS technology," Ph.D. dissertation, Univ. of Twente, Enschede, The Netherlands, 2004.
20. S. Radovanović, A. J. Annema, and B. Nauta, High-Speed Optical Detectors in CMOS. New York: Springer/Kluwer, to be published.
21. W. J. Liu, O. T.-C. Chen, L.-K. Dai, and F. W. J. C. Cheng, "A CMOS photodiode model," in Proc. IEEE Int. Workshop Behavioral Modeling and Simulation, Santa Rosa, CA, Oct. 2001, pp. 102-105.
22. J. Liu and X. F. Lin, "Equalization in high-speed communication systems," IEEE Circuits Syst. Mag., vol. 4, no. 2, pp. 4-17, 2004.
23. R. F. Pierret, Semiconductor Fundamentals. Reading, MA: Addison-Wesley, 1989.
24. S. M. Sze, Semiconductor Devices: Physics and Technology. New York: Wiley, 1985.
25. C. H. Lu and W. Z. Chen, "Bandwidth enhancement techniques for transimpedance amplifier in CMOS teechnologies," in Proc. ESSCIRC 2001, Villach, Austria, Sep. 2001, pp. 192-195.