A 20-Gb/s adaptive equalizer in 0.13-μm CMOS technology

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 9, 2006, Pages 2058-2066

  Lee, Jri ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Adaptive equalizer; Capacitive degeneration; Equalizing filter; Power detector

Indexed keywords

ADAPTIVE EQUALIZERS; CAPACITIVE DEGENERATION; EQUALIZING FILTER; POWER DETECTOR;

CIRCUIT THEORY; CMOS INTEGRATED CIRCUITS; ELECTRIC FILTERS; ELECTRIC LOSSES; NATURAL FREQUENCIES;

EQUALIZERS;

EID: 33748375841     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.880629     Document Type: Article

References (7)

1. S. Gondi, "A 10 Gb/s CMOS adaptive equalizer for backplane applications," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 328-329.
2. G. Zhang, "A BICMOS 10 Gb/s adaptive cable equalizer," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 482-483.
3. Y. Tomina, "A 10 Gb/s receiver with equalizer and on-chip IST monitor in 0.11-μm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2004, pp. 202-205.
4. J.-S. Choi, "A 0.18-μm CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 419-425, Mar. 2004.
5. R. Farjad-Rad, "0.622-8.0 Gbps 150 m W serial IO macrocell with fully flexible preemphasis and equalization," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2003, pp. 63-66.
6. E. M. Cherry and D. E. Hooper, "The design of wideband transistor feedback amplifiers," Proc. Inst. Elect. Eng., vol. 110, pp. 375-389, Feb. 1963.
7. O. E. Akcasu, "=m High capacitance structure in a semiconductor device," U.S. Patent 5,208,725, May 4, 1993.