IMAPCAR: A 100 GOPS in-vehicle vision processor based on 128 ring connected four-way VLIW processing elements

Journal of Signal Processing Systems

Volumn 62, Issue 1, 2011, Pages 5-16

  Kyo, Shorin ^a   Okazaki, Shin'Ichiro ^a  

^a NEC CORPORATION   (Japan)

Author keywords

Highly parallel processor architecture; Image processing; Image recognition; In vehicle vision processor; Parallel language; SIMD architecture

Indexed keywords

DRIVER ASSISTANCE SYSTEM; IN-VEHICLE; PARALLEL LANGUAGE; PARALLEL PROCESSOR; PARALLEL VISION; PROCESSING ELEMENTS; SIMD ARCHITECTURE; VISION PROCESSOR;

ARCHITECTURE; AUTOMOBILE DRIVERS; DESIGN; IMAGE PROCESSING; IMAGE RECOGNITION; IMAGING SYSTEMS; PARALLEL PROCESSING SYSTEMS; VEHICLES;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 78649869820     PISSN: 19398018     EISSN: 19398115     Source Type: Journal    
DOI: 10.1007/s11265-008-0297-0     Document Type: Article

References (19)

1. J. Hart, et al. 2005 Implementation of a 4th-Generation 1.8 GHz Dual-Core SPARC V9 Microprocessor ISSCC Digest of Technical Papers 10 3 186 187
2. Ikai, H.; Usami, M.; Ohta, M.; Ohue, K.; & Hidano, F. (2006). Obstacle sensor using stereo vision. In Proc. of ITS Congress.
3. I. Kuroda S. Kyo 2007 Media processing LSI architectures for automotives-challenges and future trends- IEICE Transactions on Electronics E 90-C 10 1850 1857 10.1093/ietele/e90-c.10.1850
4. Y. Kondo, et al. 2001 A 4GOPS 3Way-VLIW image recognition processor based on a configurable media-processor ISSCC Digest of Technical Papers 2001 148 149 1874823
5. Kyo, S.; Sakurai, K.; & Okazaki, S. (1999). A robust vehicle detecting and tracking system for wet weather conditions using the IMAP-VISION image processing board. Proc. of IEEE International Conference on ITS, pp. 423-428.
6. S. Kyo T. Koga S. Okazaki R. Uchida S. Yoshimoto I. Kuroda 2003 A 51.2GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements ISSCC Digest of Technical Papers 1 48 49 10.1109/ISSCC.2003.1234202
7. Kyo, S.; Arai, T.; & Okazaki, S. (2005). An integrated memory array processor architecture for embedded image recognition systems, Proc. of the 32nd Annual International Symposium on Computer Architecture (ISCA), pp. 132-145.
8. Kyo, S.; Koga, T.; Lieske, H.; Nomoto, S.; & Okazaki, S. (2007). A mixed-mode parallel processor architecture for embedded systems. Proc. of ACM International Conference on Supercomputing, pp. 253-262, June. (Pubitemid 47281622)
9. S. Muramatsu Y. Otsuka H. Takenaga Y. Kobayashi I. Furusawa T. Monji 2002 Image processor device for automotive vision systems IEEE Intelligent Vehicle Symposium 1 121 126
10. S. Naffziger, et al. 2005 The implementation of a 2-core multi-threaded itanium-family processor ISSCC Digest of Technical Papers 10 1 182 183
11. Okazaki, S.; Kyo, S.; & Hidano, F. (2006). IMAPCAR: a highly parallel integrated memory array processor for in vehicle image recognition applications. In Proc. of ITS Congress.
12. T. Shiota, et al. 2005 A 51.2 GOPS 1.0GB/s-DMA single-chip multi-processor integrating quadruple 8-way VLIW processors ISSCC Digest of Technical Papers 10 7 194 195
13. Sakurai, K.; Kyo, S.; & Okazaki, S. (2006). Implementation of overtaking vehicle detection using the IMAPCAR highly parallel image processor. In Proc. of ITS Congress.
14. Z. Sun G. Bebis R. Miller 2006 On-road vehicle detection: a review IEEE Transactions on Pattern Analysis and Machine Intelligence 28 5 694 711 10.1109/TPAMI.2006.104
15. Tanabe, J.; et al. (2003). Visconti: multi-VLIW image recognition processor based on configurable processor. IEEE Custom Integrated Circuits Conference, 185-188.
16. Abbo, A.; et al. (2007). XETAL-II:A 107 GOPS, 600 mW massively-parallel processor for video scene analysis. ISSCC Digest of Technical Papers, 270-271.
17. Chen, C.; et al. (2008). iVisual: An intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor. ISSCC Digest of Technical Papers, pp. 306-307.
18. R. P. Kleihost, et al. 2001 Xetal: a low-power high performance smart camera processor IEEE International Symposium on Circuits and Systems 5 215 218
19. W. Raab, et al. 2003 A 100-GOPS programmable processor for vehicle vision systems IEEE Design & Test of Computers 20 1 8 16 10.1109/MDT.2003.1173047