A low-cost mixed-mode parallel processor architecture for embedded systems

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2007, Pages 253-262

  Kyo, Shorin ^a   Koga, Takuya ^a   Hanno, Lieske ^a   Nomoto, Shouhei ^a   Okazaki, Shin'Ichiro ^a  

^a NEC CORPORATION   (Japan)

Author keywords

Embedded systems; MIMD; Mixed mode; Multimedia processing; Parallel architectures; SIMD; Tile architectures

Indexed keywords

EMBEDDED SYSTEMS; INTEGRATED CIRCUITS; MATHEMATICAL MODELS; MULTIMEDIA SERVICES;

MIMD PROCESSOR; MIXED-MODE; MULTIMEDIA PROCESSING; TILE ARCHITECTURES;

PARALLEL PROCESSING SYSTEMS;

EID: 34548027985     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1274971.1275006     Document Type: Conference Paper

References (18)

1. M.L.Anido, A.Paar, N. Bagherzadeh: "Improving the operation autonomy of SIMD processing elements by using guarded instructions and pseudo branches", Proceedings of Euromicro Symposium on Digital System Design, pp. 148-155, Sep. 2002.
2. M.S. Baig, T.A. El-Ghazawi, N.A. Alexandridis: "Single processor-pool MSIMD/MIMD architectures", Proceedings of Symposium on the Fourth IEEE Parallel and Distributed Processing, pp.460-467, Dec 1992.
3. A.Di Bias and R.Hughey: "Explicit SIMD Programming for Asynchronous Applications", Proceedings of the International Conference on ASAP, pp.258-267, July 2000.
4. D.M.Hawver, G.B.Adams:" Processor autonomy and its effect on parallel program execution", Proceedings of the Sixth Symposium on the Frontiers of Massively Parallel Computing, pp.144-153, Oct. 1996.
5. D.W.Hillis: "The Connection Machine", MIT Press, Cambridge, MA, 1985.
6. E.R.Komen, "Low-level Image Processing Architectures", Ph.d Thesis, Delft University of Technology, Netherlands, 1990.
7. S. Kyo and S. Sato: "Efficient Implementation of Image Processing Algorithms on Linear Processor Arrays using the Data, Parallel Language IDC", Proceedings of IAPR Workshop on Machine Vision Applications (MVA'96), pp. 160-165, 1996.
8. S. Kyo et al.: "A Robust Vehicle Detecting and Tracking System for Wet Weather Conditions Using the IMAP-VISION Image Processing Board", Proc. IEEE Int'l Conf. Intelligent Transportation Systems, pp.423-428, 1999.
9. S. Kyo, et.,al.: "An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems", Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA), pp.132-145, June 2005.
10. S. Kyo et al., "An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems", IEEE Trans, on Computers, Vol.56, No.5, pp.622-634, May 2007.
11. G.J. Lipovski:"SIMD and MIMD processing in the Texas Reconfigurable Array Computer", Proceedings of the Twelfth International Computer Software and Applications Conference (COMPSAC 88), pp.268-269, Oct. 1988.
12. K. Mai, et.,al.: "Smart Memories: A modular reconfigurable architecture", Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA), pp.161-171, 2000.
13. M.Maresca, M.A.Lavin, H. Li: "Parallel architectures for vision", Proceedings of the IEEE, Vol. 76, Issue 8, pp. 970-981, Aug. 1988.
14. P.J.Narayanan: "Processor Autonomy on SIMD Architectures", Proceedings of the ACM International Conference on Supercomputing, pp. 127-136, 1993.
15. K. Sankaralingam, et.,al.: "Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture", Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA), pp.422-433, 2003.
16. H.J. Siegel, et.,al: "The PASM project: a study of reconfigurable parallel computing", Proceedings of Second International Symposium on Parallel Architectures, Algorithms, and Networks, pp. 529-536, June 1996.
17. M.B. Taylor, et.,al.: "A 16-Issue Multiple-Program-Counter Microprocessor with Point-to-Point Scalar Operand Network", ISSCC Digest of Technical Papers, 9.7, pp.170-171, 2003.
18. X.Wang, S.G.Ziavras: "Exploiting mixed-mode parallelism for matrix operations on the HERA architecture through reconfiguration", IEE Proceedings-Computers and Digital Techniques, Vol. 153, Issue 4, pp.249-260, July 2006.