Toward harnessing DOACROSS parallelism for multi-GPGPUs

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2010, Pages 40-50

  Di, Peng ^a   Wan, Qing ^a   Zhang, Xuemeng ^a   Wu, Hui ^a   Xue, Jingling ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

DOACR parallelism; GPGPU; Loop tiling; SOR

Indexed keywords

COMPILER OPTIMIZATIONS; CONVERGENCE RATES; DATA DEPENDENCE; DATA PARALLEL; DATA REUSE; DOACR PARALLELISM; DOMAIN DECOMPOSITION TECHNIQUES; DOMAIN EXPERTS; GENERAL-PURPOSE COMPUTING; GPGPU; LOOP TILING; OPTIMIZATION PRINCIPLE; PARALLELIZATIONS; PARALLELIZING; PDE SOLVERS; PERFORMANCE TUNING; RED-BLACK SOR; SCIENTIFIC AND ENGINEERING APPLICATIONS; SOR; WORK FOCUS;

CACHE MEMORY; DOMAIN DECOMPOSITION METHODS; OPTIMIZATION; TUNING;

PROGRAM COMPILERS;

EID: 78649538491     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2010.13     Document Type: Conference Paper

References (26)

1. L. Adams and J. Ortega. A multi-color SOR method for parallel computation. In 1982 International Conference on Parallel Processing (ICPP'82), pages 53-56, 1982.
2. Muthu Manikandan Baskaran, Uday Bondhugula, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, and P. Sadayappan. A compiler framework for optimization of affine loop nests for GPGPUs. In ICS '08: Proceedings of the 22nd annual international conference on Supercomputing, pages 225-234, 2008.
3. Stephen H. Brill and George F. Pinder. A block red-black SOR method for a two-dimensional parabolic equation using Hermite collocation. The Mathematics of Finite Elements and Applications, 1997.
4. Georgios Goumas, Nikolaos Drosinos, Vasileios Karakasis, and Nectarios Koziris. Coarse-grain parallel execution for 2-dimensional PDE problems. International Parallel and Distributed Processing Symposium, 0:381, 2007.
5. The Portland Group. PGI accelerate compiler, 2009.
6. Sunpyo Hong and Hyesoon Kim. An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness. SIGARCH Comput. Archit. News, 37(3):152-163, 2009.
7. Q. Huang, J. Xue, and X. Vera. Code tiling for improving the cache performance of PDE solvers. In 2003 International Conference on Parallel Processing (ICPP'03), pages 615 - 625, 2003.
8. Changhao Jiang and Marc Snir. Automatic tuning matrix multiplication performance on graphics hardware. In PACT '05: Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, pages 185-196, 2005.
9. Ujval Kapasi, William J. Dally, Scott Rixner, John D. Owens, and Brucek Khailany. The Imagine stream processor. In ICCD '02: Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors, page 282, 2002.
10. Seyong Lee, Seung-Jai Min, and Rudolf Eigenmann. OpenMP to GPGPU: a compiler framework for automatic translation and optimization. In PPoPP '09: Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, pages 101-110, 2009.
11. Yixun Liu, Eddy Z. Zhang, and Xipeng Shen. A crossinput adaptive framework for GPU program optimizations. In IPDPS '09: Proceedings of the 2009 IEEE International Symposium on Parallel and Distributed Processing, pages 1- 10, 2009.
12. Rami G. Melhem and K. V. S. Ramarao. Multicolor reordering of sparse matrices resulting from irregular grids. ACM Trans. Math. Softw., 14(2):117-138, 1988.
13. Paulius Micikevicius. 3d finite difference computation on GPUs using CUDA. In GPGPU-2: Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units, pages 79-84, 2009.
14. NVIDIA. NVIDIA CUDA programming guide 2.2, 2009.
15. Shane Ryoo, Christopher I. Rodrigues, Sara S. Baghsorkhi, Sam S. Stone, David B. Kirk, and Wen-mei W. Hwu. Optimization principles and application performance evaluation of a multithreaded GPU using CUDA. In PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, pages 73-82, 2008.
16. Shane Ryoo, Christopher I. Rodrigues, Sam S. Stone, Sara S. Baghsorkhi, Sain-Zee Ueng, John A. Stratton, and Wenmei W. Hwu. Program optimization space pruning for a multithreaded GPU. In CGO '08: Proceedings of the sixth annual IEEE/ACM international symposium on Code generation and optimization, pages 195-204, 2008.
17. V. K. Saul'yev. Integration of Equations of Parabolic Type Equation by the Method of Net. Pergamon Press, 1964.
18. Michelle Mills Strout, Larry Carter, Jeanne Ferrante, and Barbara Kreaseck. Sparse tiling for stationary iterative methods. Int. J. High Perform. Comput. Appl., 18(1):95-113, 2004.
19. P. Tang and J. Xue. Generating efficient tiled code for distributed memory machines. Parallel Computing, 26(11):1369-1410, 2000.
20. Rohallah Tavakoli and Parviz Davami. New stable group explicit finite difference method for solution of diffusion equation. Applied Mathematics and Computation, 181(2):1379-1386, 2006.
21. Dan Wallin, Henrik Löf, Erik Hagersten, and Sverker Holmgren. Multigrid and Gauss-Seidel smoothers revisited: parallelization on chip multiprocessors. In ICS '06: Proceedings of the 20th annual international conference on Supercomputing, pages 145-155, 2006.
22. Dexuan Xie. A new block parallel SOR method and its analysis. SIAM J. Sci. Comput., 27(5):1513-1533, 2006.
23. Jingling Xue. On tiling as a loop transformation. Parallel Processing Letters, 7(4):409-424, 1997.
24. Jingling Xue. Loop Tiling for Parallelism. Kluwer Academic Publishers, 2000.
25. Yonghong Yan, Max Grossman, and Vivek Sarkar. JCUDA: A programmer-friendly interface for accelerating Java programs with CUDA. In Euro-Par, pages 887-899, 2009.
26. Hongkai Zhao. A fast sweeping method for Eikonal equations. Math. Comp., 74:603-627, 2005.