Multigrid and Gauss-Seidel smoothers revisited: Parallelization on chip multiprocessors

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2006, Pages 145-155

  Wallin, Dan ^a   Löf, Henrik ^a   Hagersten, Erik ^a   Holmgren, Sverker ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

Cache blocking; CMP; Gauss Seidel; Multigrid; OpenMP; Orderings; Poisson equation; Relaxation; Temporal blocking

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; MULTIPROCESSING PROGRAMS; PARTIAL DIFFERENTIAL EQUATIONS;

CACHE BLOCKING; GAUSS-SEIDEL; OPENMP; TEMPORAL BLOCKING;

PARALLEL PROCESSING SYSTEMS;

EID: 34547433110     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1183401.1183423     Document Type: Conference Paper

References (18)

1. L. M. Adams and J. M. Ortega. A Multi-Color SOR Method for Parallel Computation. In Proceedings of the International Conference on Parallel Processing, pages 53-58, 1982.
2. L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proceedings of the International Symposium on Computer Architecture, pages 282-293, 2000.
3. E. Berg and E. Hagersten. StatCache: A Probabilistic Approach to Efficient and Accurate Data Locality Analysis. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, pages 20-27, 2004.
4. E. Chow, R. Falgout, J. Hu, R. Tuminaro, and U. Yang. A Survey of Parallelization Techniques for Multigrid Solvers. Technical Report UCRL-BOOK-205864, LLNL, 2004.
5. S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, R. L. Stamm, and D. M. Tullsen. Simultaneous Multithreading: A Platform for Next-Generation Processors. IEEE Micro, 17(5):12-19, 1997.
6. T. Kim and C-O. Lee. A Parallel Gauss-Seidel Method using NR Data Flow Ordering. Applied Mathematics and Computation, 99(2):209-220, 1999.
7. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-Way Multithreaded SPARC Processor. IEEE Micro, 25(2):21-29, 2005.
8. K. Krewell. Power5 Tops on Bandwidth. Microprocessor Report, December 22, 2003.
9. K. Krewell. Double Your Opterons; Double Your Fun. Microprocessor Report, October 11, 2004.
10. K. Krewell. Sparc Turns 90 nm. Microprocessor Report, October 25, 2004.
11. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Högberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, 2002.
12. J. McGregor. Ringside for 2006 Dual-Core Fights. Microprocessor Report, December 19, 2005.
13. N. R. Patel and H. F. Jordan. A Parallel Point Rowwise Successive Over-Relaxation Method on a Multiprocessor. Parallel Computing, 1:207-222, 1984.
14. S. Sellappa and S. Chatterjee. Cache-Efficient Multigrid Algorithms. International Journal of High Performance Computing Applications, 18(1):115-133, 2004.
15. D. Wallin, H. Zeffer, M. Karlsson, and E. Hagersten. Vasa: A simulator infrastructure with adjustable fidelity. In Proceedings of the 17th IASTED International Conference on Parallel and Distributed Computing and Systems, 2005.
16. C. Weiss, W. Karl, M. Kowarschik, and U. Rüde. Memory Characteristics of Iterative Methods. In Proceedings of the Conference on Supercomputing, page 31, 1999.
17. P. Wesseling. An Introduction to Multigrid Methods. John Wiley and Sons Ltd., Chichester, 1992.
18. D. M. Young. Iterative Solution of Large Linear Systems. Academic Press, New York, 1971.