A compact 4 × 25-Gb/s 3.0 mW/Gb/s CMOS-based optical receiver for board-to-board interconnects

Journal of Lightwave Technology

Volumn 28, Issue 23, 2010, Pages 3343-3350

  Takemoto, Takashi ^a   Yuki, Fumio ^a,b   Yamashita, Hiroki ^a,b   Lee, Yong ^a,b   Saito, Tatsuya ^a   Tsuji, Shinji ^a,b   Nishimura, Shinji ^a,b  

^a HITACHI LTD   (Japan)

^b PHOTONICS ELECTRONICS TECHNOLOGY RESEARCH ASSOCIATION PETRA   (Japan)

Author keywords

CMOS analog integrated circuit; crosstalk; optical interconnect; optical receiver; parallel optical link; transimpedance amplifier

Indexed keywords

ADJACENT CHANNELS; BOARD-TO-BOARD OPTICAL INTERCONNECTS; CERAMIC PACKAGE; CHANNEL CROSSTALK; CMOS ANALOG INTEGRATED CIRCUITS; CMOS TECHNOLOGY; COPLANAR LINES; DATA RATES; FLAT FREQUENCY RESPONSE; FOUR-CHANNEL; GAIN FLATNESS; GROUND LAYER; GROUND LINES; INPUT AND OUTPUTS; INTERCHANNEL CROSS TALK; LOW TEMPERATURES; OPERATION FREQUENCY; OPTICAL INTERCONNECT; OUTPUT DRIVERS; OUTPUT SIGNAL; PARALLEL OPTICAL RECEIVERS; PARALLEL-OPTICAL LINK; POWER DISSIPATION; SIGNAL INPUT; TOTAL POWER CONSUMPTION; TRANS-IMPEDANCE GAIN; TRANSIMPEDANCE; TRANSIMPEDANCE AMPLIFIERS;

ACOUSTIC RECEIVERS; ANALOG CIRCUITS; BANDPASS FILTERS; CERAMIC MATERIALS; CMOS INTEGRATED CIRCUITS; CROSSTALK; ELECTRIC POWER SYSTEM INTERCONNECTION; EQUALIZERS; FREQUENCY RESPONSE; INTEGRATED CIRCUITS; INTEGRATED OPTICS; LINEAR INTEGRATED CIRCUITS; OPTICAL INTERCONNECTS; OPTICAL LINKS; OPTICAL RECEIVERS;

DIFFERENTIAL AMPLIFIERS;

EID: 78649423354     PISSN: 07338724     EISSN: None     Source Type: Journal    
DOI: 10.1109/JLT.2010.2082494     Document Type: Article

References (24)

1. Japan Internet Exchange (JPIX) traffic technical information web site, [Online]. Available: http://www.jpix.ad.jp/en/technical/traffic.html
2. K. Fukuda, H. Yamashita, F. Yuki, M. Yagyu, R. Nemoto, T. Takemoto, T. Saito, N. Chujo, K. Yamamoto, H. Kanai, and A. Hayashi, "An 8 Gb/s transceiver with 3x-oversampling 2-threshold eye-tracking CDR circuit for-36.8 dB-loss backplane", Proc. ISSCC Dig. Tech. Papers, pp. 98-99, Feb. 2008.
3. A. Momtaz and M. M. Green, "An 80 mW 40 Gb/s 7-Tap T/2-spaced FFE in 65 nm CMOS", Proc. ISSCC Dig. Tech. Papers, pp. 364-365, Feb. 2009.
4. J. F. Bulzacchelli, T. O. Dickson, Z. T. Deniz, H. A. Ainspan, B. D. Parker, M. P. Beakes, S. V. Rylov, and D. J. Friedman, "A 78 mW 11.1 Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65 nm CMOS", Proc. ISSCC Dig. Tech. Papers, pp. 368-369, Feb. 2009.
5. H. Sugita, K. Sunaga, K. Yamaguchi, and M. Mizuno, "A 16 Gb/s 1st-Tap FFE and 3-Tap DFE in 90 nm CMOS", Proc. ISSCC Dig. Tech. Papers, pp. 162-163, Feb. 2010.
6. B. Chia, R. Kollipara, D. Oh, C. Yuan, and L. S. Boluna, "Study of PCB trace crosstalk in backplane connector pin field", IEEE Electrical Perf. Electron. Packag., pp. 281-284, Oct. 2006.
7. J. S. Weiner et al., "An InGaAs-InP HBT differential transimpedance amplifier with 47-GHz bandwidth", IEEE J. Solid-State Circuits, vol. 39, no. 10, pp. 1720-1723, Oct. 2004.
8. P. Kempf, "Technologies for highly-integrated RF sub-systems", presented at the Radio Frequency Integrated Circuits (RFIC) Symp., TX, Jun. 2004 [Online]. Available: http://www.jazzsemi.com/news-events/white papers/RFIC-workshop-Kempf.pdf, jazz semiconductor web site
9. C. Kromer, G. Sialm, C. Berger, T. Morf, M. L. Schmatz, F. Ellinger, D. Erni, G.-L. Bona, and H. Jackel, "A 100-mW 4 × 10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects", IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2667-2679, Dec. 2005.
10. S. H. Park, S. M. Park, H.-H. Park, and C. S. Park, "Low-crosstalk 10-Gb/s flip-chip array module for parallel optical interconnects", IEEE Photon. Technol. Lett., vol. 17, no. 7, pp. 1516-1518, Jul. 2005.
11. B. Analui and A. Hajimiri, "Bandwidth enhancement for transimpedance amplifiers", IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1263-1270, Aug. 2004.
12. C. Q. Wu, E. A. Sovero, and B. Massey, "40-GHz transimpedance amplifier with differential outputs using InP-InGaAs heterojunction bipolar transistors", IEEE J. Solid-State Circuits, vol. 38, no. 9, pp. 1518-1523, Sep. 2003.
13. J. S. Weiner et al., "An InGaAs-InP HBT differential transimpedance amplifier with 47-GHz bandwidth", IEEE J. Solid-State Circuits, vol. 39, no. 10, pp. 1720-1723, Oct. 2004.
14. T. Takemoto, F. Yuki, H. Yamashita, T. Ban, M. Kono, Y. Lee, T. Saito, S. Tsuji, and S. Nishimura, "A 25-Gb/s, 2.8-mW/Gb/s low power CMOS optical receiver for 100-Gb/s ethernet solution", in Proc. 35th ECOC 2009, Vienna, Sep. 2009, Paper 9.2.1.
15. J.-D. Jin and S. S. H. Hsu, "A 40-Gb/s transimpedance amplifier in 0.18-umCMOS technology", IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1449-1457, Jun. 2008.
16. C.-F. Liao and S.-I. Liu, "40 Gb/s transimpedance-AGC amplifier and CDR circuit for broadband data receivers in 90 nm CMOS", IEEE J. Solid-State Circuits, vol. 43, no. 3, pp. 642-655, Mar. 2008.
17. P. Kempf, "Technologies for highly-integrated RF sub-systems", presented at the Radio Frequency Integrated Circuits (RFIC) Symposium, TX, Jun. 2004 [Online]. Available: http://www.jazzsemi.com/news-events/whitepapers/RFIC- workshop-Kempf.pdf
18. S. M. Park and H.-J. Yoo, "1.25-Gb/s regulated cascode CMOS transimpedance amplifier for gigabit ethernet applications", IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 121-112, 2004.
19. B. Razavi, "Limiting amplifiers and output buffers", in Design of Integrated Circuits for Optical Communications. New York: McGraw-Hill, 2003, pp. 136-140.
20. Y. Lee, K. Nagatsuma, K. Shinoda, K. Adachi, K. Hosomi, T. Ban, S. Tsuji, Y. Matsuoka, S. Tanaka, R. Mita, T. Sugawara, and M. Aoki, "High- performance PIN photodiode with an integrated aspheric microlens", in Proc. 14th OECC2009, Hong Kong, Jul. 2009.
21. S. Makino, H. Hayashi, K. Shinoda, T. Kitatani, T. Shiota, S. Tanaka, M. Aoki, K. Naoe, N. Sasada, S. Yamauchi, M. Shishikura, T. Hatano, N. Morohashi, and H. Inoue, "Uncooled CWDM 25-Gbps EA/DFB lasers for cost-effective 100-Gbps ethernet transceiver over 10-km SMF transmission", in Proc. OSA Tech. Digest Opt. Fiber Commun. Conf. Expo. Nat. Fiber Opt. Eng. Conf., Feb. 2008, Paper PDP21.
22. P. Park and A. C. Carusone, "A 20-Gb/s coaxial cable receiver analog front-end in 90-nm CMOS technology", Proc. ASSCC, pp. 225-228, Nov. 2008.
23. T. Hino, R. Kuribayashi, Y. Hashimoto, T. Sugimoto, J. Ushioda, J. Sasaki, I. Ogura, I. Hatakeyama, and K. Kurata, "A 10 Gbps × 12 channel pluggable optical transceiver for high-speed interconnections", in Proc. IEEE Electron. Compon. Technol. Conf, 2008, pp. 1838-1843.
24. K. Miyoshi, I. Hatakeyama, J. Sasaki, K. Yamamoto, M. Kurihara, T. Watanabe, J. Ushioda, Y. Hashimoto, R. Kuribayashi, and K. Kurata, "A 400 Gbps backplane switch with 10 Gbps/port optical I/O interfaces based on OIP (optical interconnection as IP of a CMOS library)", in Proc. OSA Tech. Digest Opt. Fiber Commun. Conf. Expo. Nat. Fiber Opt. Eng. Conf., Mar. 2005, Paper OWB1.