40 Gb/s transimpedance-AGC amplifier and CDR circuit for broadband data receivers in 90 nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 3, 2008, Pages 642-655

  Liao, Chih Fan ^a,b   Liu, Shen Iuan ^a,b  

^a IEEE

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Automatic gain controlled (AGC); Clock data recovery (CDR); Receiver; Rotary wave oscillator; Transimpedance amplifier

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC IMPEDANCE; GAIN CONTROL; JITTER; OSCILLATORS (ELECTRONIC);

AUTOMATIC GAIN CONTROLLED (AGC); ROTARY WAVE OSCILLATORS; TRANSIMPEDANCE AMPLIFIERS;

POWER AMPLIFIERS;

EID: 40149084207     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.916626     Document Type: Article

References (25)

1. J. Mullrich et al., "High-gain transimpedance amplifier in InP-based HBT technology for receiver in 40 Gb/s optical-fiber TDM links," IEEE J. Solid-State. Circuits, vol. 35, pp. 1260-1265, Sep. 2000.
2. H. Tran, F. Pera, D. S. McPherson, D. Viorel, and S. P. Voinigescu, "6-kΩ 43 Gb/s differential transimpedance-limiting amplifier with autozero feedback and high dynamic range," IEEE J. Solid-State Circuits, vol. 39, pp. 1680-1689, Oct. 2004.
3. J. S. Weiner et al., "An InGaAs-InP HBT differential transimpedance amplifier with 47 GHz bandwidth," IEEE J. Solid-State Circuits, vol. 39, pp. 1720-1723, Oct. 2004.
4. J. S. Weiner et al., "SiGe differential transimpedance amplifier with 50 GHz bandwidth," IEEE J. Solid-State. Circuits, vol. 38, pp. 1512-1517, Sep. 2003.
5. S. Galal and B. Razavi, "40 Gb/s amplifier and ESD protection circuit in 0.18- μm CMOS technology," IEEE J. Solid-State Circuits, vol. 39, pp. 2389-2396, Dec. 2004.
6. H. Shigematsu, M. Sato, T. Hirose, F. Brewer, and M. Rodwell, "40 Gb/s CMOS distributed amplifier for fiber-optic communication systems," in IEEE ISSCC Conf. Dig. Tech. Papers, 2004, pp. 476-477.
7. J. R. M. Weiss, M. L. Schmatz, and H. Jaeckel, "A 40 Gb/s, digitally programmable peaking limiting amplifier with 20-dB differential gain in 90 nm CMOS," in Proc. IEEE RFIC Symp., 2006.
8. J.-D. Jin and S. S. H. Hsu, "40 Gb/s transimpedance amplifier in 0.18-μm CMOS technology," in Proc. ESSCIRC, 2006, pp. 520-523.
9. J.-C Chien and L.-H. Lu, "40 Gb/s high-gain distributed amplifiers with cascaded gain stages in 0.18 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 538-539.
10. J. Lee and B. Razavi, "A 40 Gb/s clock and data recovery circuit in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 38, pp. 2181-2190, Dec. 2003.
11. H. Nosaka et al., "A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with, a robust lock detector," IEEE J. Solid-State Circuits, vol. 39, pp. 1361-1365, Aug. 2004.
12. D. Kucharski and K. T. Kornegay, "2.5 V 43-45 Gb/s CDR circuit and 55 Gb/s PRBS generator in SiGe using a low-voltage logic family," IEEE J. Solid-State Circuits, vol. 41, pp. 2154-2165, Sep. 2006.
13. C.-F. Liao and S.-I. Liu, "A 40 Gb/s transimpedance-AGC amplifier with 19 dB DR in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 54-55.
14. D. Kucharski and K. T. Kornegay, "Jitter considerations in the design of a 10 Gb/s automatic gain control amplifier," IEEE Trans. Microwave Theory Tech., vol. 53, no. 2, pp. 590-597, Feb. 2005.
15. B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw Hill, 2003.
16. S. Galal and B. Razavi, "10 Gb/s limiting amplifier and laser/modulator driver in 0.18- μm. CMOS technology," IEEE J. Solid-State Circuits, vol. 38, pp. 2138-2146, Dec. 2003.
17. R. Aparicio and A. Hajimiri, "Capacity limits and matching properties of integrated capacitors," IEEE J. Solid-State Circuits, vol. 37, pp. 384-393, Mar. 2002.
18. J. Kim and B. Kim, "A low-phase noise CMOS LC oscillator with a ring structure," in IEEE ISSCC Dig. Tech. Papers, 2000, pp. 430-431.
19. J. Lee and D.-W. Chiu, "A 7-band 3-8 GHz frequency synthesizer with 1 ns band-switching time in. 0.18- μm CMOS technology," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 204-205.
20. J. E. Rogers and J. R. Long, "A 10 Gb/s CDR/DEMUX with LC delay line VCO in 0.18- μm CMOS," IEEE J. Solid-State Circuits, vol. 37, pp. 1781-1789, Dec. 2002.
21. J. Wood, T. C. Edwards, and S. Lipa, "Rotary traveling-wave oscillator arrays: A new clock technology," IEEE J. Solid-State Circuits, vol. 36, pp. 1654-1665, Nov. 2001.
22. N. Tzartzanis and W. W. Walker, "A reversible poly-phase distributed VCO," in IEEE ISSCCDig. Tech. Papers, 2006, pp. 596-597.
23. J. D. H. Alexander, "Clock recovery from random binary data," Electron. Lett., vol. 11, pp. 541-542, Oct. 1975.
24. G. Gonzalez, Microwave Transistor Amplifiers: Analysis and Design. Englewood Cliffs, NJ: Prentice Hall, 1996.
25. E. Sackinger, Broadband Circuits for Optical Fiber Communication. New York: Wiley Interscience, 2005.