Deploying hard real-time control software on chip-multiprocessors

Proceedings - 16th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2010

Volumn , Issue , 2010, Pages 283-292

  Bui, Dai N ^a   Patel, Hiren D ^b   Lee, Edward A ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF WATERLOO   (Canada)

Author keywords

Chip multiprocessors; Discrete Event; Real time software

Indexed keywords

ARCHITECTURAL FEATURES; CHIP MULTIPROCESSOR; COMMUNICATION NETWORKS; DEADLOCK AVOIDANCE; DEVICE APPLICATION; DISCRETE EVENTS; HARD REAL-TIME CONTROL; MESSAGE PROTOCOL; MODEL OF COMPUTATION; MULTI-CORE SYSTEMS; MULTIPLE PROCESSING; ON CHIPS; PACKET TRANSMISSIONS; PROCESSING CAPABILITY; REAL-TIME CONTROL SOFTWARE; REAL-TIME NETWORKS; REAL-TIME SOFTWARE; TIMING CONTROL;

COMPUTER SOFTWARE; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; NETWORK PROTOCOLS; REAL TIME CONTROL;

DISCRETE TIME CONTROL SYSTEMS;

EID: 78449289941     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.2010.43     Document Type: Conference Paper

References (21)

1. J. Misra, "Distributed discrete-event simulation," ACM Computing Survey, vol. 18, no. 1, pp. 39-65, 1986.
2. K. M. Chandy and J. Misra, "Distributed simulation: A case study in design and verification of distributed programs," IEEE Transaction on Software Engineering, vol. SE-5, no. 5, pp. 440-452, 1979.
3. Y. H. Song and T. M. Pinkston, "On message.dependent deadlocks in multiprocessor/multicomputer systems," in HiPC '00: Proceedings of the 7th International Conference on High Performance Computing. London, UK: Springer-Verlag, 2000, pp. 345-354.
4. A. Hansson, K. Goossens, and A. Rǎdulescu, "Avoiding message-dependent deadlock in network-based systems on chip," VLSI Design, vol. 2007, pp. Article ID 95 859, 10 pages, May 2007, hindawi Publishing Corporation.
5. R. L. Cruz, "A calculus for network delay. i. network elements in isolation," Information Theory, IEEE Transactions on, vol. 37, no. 1, pp. 114-131, 1991. [Online]. Available: http://dx.doi.org/10.1109/18.61109
6. L. Thiele, S. Chakraborty, and M. Naedele, "Real-time calculus for scheduling hard real-time systems," in in ISCAS, 2000, pp. 101-104.
7. D. Bui, A. Pinto, and E. A. Lee, "On-time network on-chip: Analysis and architecture," EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2009-59, May 2009. [Online]. Available: http://www.eecs. berkeley.edu/Pubs/TechRpts/2009/EECS-2009-59.html
8. B. Lickly, I. Liu, S. Kim, H. D. Patel, S. A. Edwards, and E. A. Lee, "Predictable programming on a precision timed architecture," in CASES '08: Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems. New York, NY, USA: ACM, 2008, pp. 137-146.
9. Y. Zhao, J. Liu, and E. A. Lee, "A programming model for time-synchronized distributed real-time systems," in RTAS '07: Proceedings of the 13th IEEE Real Time and Embedded Technology and Applications Symposium. Washington, DC, USA: IEEE Computer Society, 2007, pp. 259-268.
10. P. Gratz, C. Kim, R. Mcdonald, S. W. Keckler, and D. Burger, "Implementation and evaluation of on-chip network architectures," in in International Conference on Computer Design, 2006, pp. 477-484.
11. Y. Ho Song and T. M. Pinkston, "A progressive approach to handling message-dependent deadlock in parallel computer systems," IEEE Trans. Parallel Distrib. Syst., vol. 14, no. 3, pp. 259-275, 2003.
12. J. Kubiatowicz and A. Agarwal, "Anatomy of a message in the alewife multiprocessor," in ICS '93: Proceedings of the 7th international conference on Supercomputing. New York, NY, USA: ACM, 1993, pp. 195-206.
13. T. von Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser, "Active messages: a mechanism for integrated communication and computation," in ISCA '92: Proceedings of the 19th annual international symposium on Computer architecture. New York, NY, USA: ACM, 1992, pp. 256-266.
14. N. Concer, L. Bononi, M. Soulie, R. Locatelli, and L. P. Carloni, "Ctc: An end-to-end flow control protocol for multi-core systems-on-chip," in NOCS '09: Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip. Washington, DC, USA: IEEE Computer Society, 2009, pp. 193-202.
15. W. J. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," in DAC '01: Proceedings of the 38th conference on Design automation. New York, NY, USA: ACM, 2001, pp. 684-689.
16. G. D. Micheli and L. Benini, Networks on Chips: Technology and Tools. Morgan Kaufmann, 2006.
17. W. J. Dally and B. P. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA, USA: Morgan Kaufmann, 2004.
18. C. J. Glass and L. M. Ni, "The turn model for adaptive routing," SIGARCH Comput. Archit. News, vol. 20, no. 2, pp. 278-287, 1992.
19. H. Zhang, "Service disciplines for guaranteed performance service in packet-switching networks," vol. 10, 1995, pp. 1374-1396.
20. K. Goossens, J. Dielissen, and A. Rǎdulescu, "The Æthereal network on chip: Concepts, architectures, and implementations," IEEE Design and Test of Computers, vol. 22, no. 5, pp. 414-421, Sept-Oct 2005.
21. J. Zou, S. Matic, E. A. Lee, T. H. Feng, and P. Derler, "Execution strategies for ptides, a programming model for distributed embedded systems," in RTAS '09: Proceedings of the 2009 15th IEEE Real-Time and Embedded Technology and Applications Symposium. Washington, DC, USA: IEEE Computer Society, 2009, pp. 77-86.