CTC: An end-to-end flow control protocol for multi-core systems-on-chip

Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009

Volumn , Issue , 2009, Pages 193-202

  Concer, Nicola ^a   Bononi, Luciano ^a   Soulié, Michael ^b   Locatelli, Riccardo ^b   Carloni, Luca P ^c  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b STMICROELECTRONICS   (France)

^c Columbia University ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFERING CAPACITIES; CREDIT-BASED FLOW CONTROL; DESIGN REUSE; FLOW CONTROL PROTOCOL; IN-NETWORK; MICRO ARCHITECTURES; MULTI-CORE SYSTEMS; NETWORK INTERFACE; SIMULATION-BASED; SINGLE INPUT; VIDEO STREAMS;

BIOLOGICAL MATERIALS; ELECTRIC NETWORK TOPOLOGY; FLOW CONTROL; INTERFACES (COMPUTER); NETWORK ARCHITECTURE; NETWORK PROTOCOLS; TELECOMMUNICATION NETWORKS; TEMPERATURE CONTROL;

MICROPROCESSOR CHIPS;

EID: 70349844405     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2009.5071467     Document Type: Conference Paper

References (22)

1. K. V. Anjan and T. M. Pinkston. DISHA: a deadlock recovery scheme for fully adaptive routing. In IPPS'95: Proceedings of the 9th International Symposium on Parallel Processing, pages 537-543, Apr. 1995.
2. L. Benini and G. D. Micheli. Networks on chip: A new SoC paradigm. IEEE Computer, 49(2/3):70-71, Jan. 2002.
3. D. Bertozzi et al. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans, on Parallel and Distributed Systems, 16(2): 113-129, Feb. 2005.
4. L. Bononi, N. Concer, M. Grammatikakis, M. Coppola, and R. Locatelli. NoC topologies exploration based on mapping and simulation models. In DSD'07: Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, pages 543-546, Aug. 2007.
5. N. Concer, M. Petracca, and L. P. Carloni. Distributed flit-buffer flow control for networks-on-chip. In The Proceedings of the Sixth International Conference on Hardware/Software Codesign & System Synthesis (CODES+ISSS), pages 215-220, Oct. 2008.
6. M. Coppola. Keynote lecture: Spidergon STNoC: the communication infrastructure for multiprocessor architectures. In International Forum on Application-Specific Multi-Processor SoC, Jun. 2008.
7. M. Coppola, M. D. Grammatikakis, R. Locatelli, G. Maruc-cia, and L. Pieralisi. Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC. CRC Press, Inc., Boca Raton, FL, USA, 2008.
8. W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proceedings of the Design Automation Conference, pages 684-689, Jun. 2001.
9. W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, San Mateo, CA, 2004.
10. J. Dielissen, A. Rǎdulescu, K. Goossens, and E. Rijpkema. Concepts and implementation of the Philips network-on-chip. In IP-Based SoC Design, Nov. 2003.
11. J. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks. An Engineering Approach. Morgan Kaufmann Publishers, San Mateo, CA, 2003.
12. Y. Durand, C. Bernard, and D. Lattard. FAUST: On-chip distributed architecture for a 4G baseband modem SoC, in. In Proceedings of Design and Reuse IP-SOC, pages 51-55, Nov. 2005.
13. O. P. Gangwal, A. Rǎdulescu, K. Goossens, S. G. Pestana, and E. Rijpkema. Building predictable systems on chip: An analysis of guaranteed communication in the Æthereal network on chip. In P. van der Stok, editor, Dynamic and Robust Streaming In And Between Connected Consumer-Electronics Devices, volume 3 of Philips Research Book Series, chapter 1, pages 1-36. Springer, 2005.
14. A. Hansson, M. Coenen, and K. Goossens. Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. Proceedings of the conference on Design, automation and test in Europe, pages 954-959, Apr. 2007.
15. A. Hansson, K. Goossens, and A. Rǎdulescu. Avoiding message-dependent deadlock in network-based systems on chip. VLSI Design, 2007: Article ID 95859, 10 pages, May 2007.
16. A. Hemani et al. Network on chip: An architecture for billion transistor era. In 18th IEEE NorChip Conference, page 117, Nov. 2000.
17. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 2006.
18. H. D. Kubiatowicz. Integrated Shared-Memory and Message-Passing Communication in the Alewife Multiprocessor. PhD thesis, Massachusetts Institute of Technology. Boston, 1997.
19. S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. D. Micheli. Mapping and configuration methods for multi-use-case networks on chips. Proceedings of the 2006 conference on Asia South Pacific design automation, pages 146-151, 2006.
20. S. Murali and G. D. Micheli. An application-specific design methodology for STbus crossbar generation. In DATE'05: Proceedings of the conference on Design, Automation and Test in Europe, pages 1176-1181, Apr. 2005.
21. T. M. Pinkston and J. Shin. Trends toward on-chip networked microsystems. Intl. J. High Performance Computing and Networking, 3(1):3-18, 2001.
22. Y. H. Song and T. M. Pinkston. A progressive approach to handling message-dependent deadlock in parallel computer systems. IEEE Trans, on Parallel and Distributed Systems, 14(3):259-275, 2003.