Avoiding message-dependent deadlock in network-based systems on chip

VLSI Design

Volumn 2007, Issue , 2007, Pages

  Hansson, Andreas ^a   Goossens, Kees ^b,c   Rǎdulescu, Andrei ^c  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b Delft University of Technology ^*  (Netherlands)

^c NXP SEMICONDUCTORS   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 34250831093     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/2007/95859     Document Type: Article

References (47)

1. L. Benini G. de Micheli Networks on chips: a new SoC paradigm. Computer 35 1 2002 70 78
2. W. J. Dally B. Towles Route packets, not wires: on-chip interconnection networks. Proceedings of the 38th Design Automation Conference (DAC '01) Las Vegas, Nev, USA 2001 684 689
3. A. Rdulescu J. Dielissen S. Gonzlez Pestana An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24 1 2005 4 17
4. M. Sgroi M. Sheets A. Mihal Addressing the system-on-a-chip interconnect woes through communication-based design. Proceedings of the 38th Design Automation Conference (DAC '01) Las Vegas, Nev, USA 2001 667 672
5. M. Coppola marcello.coppola@st.com S. Curaba stephane.curaba@st.com M. D. Grammatikakis mdgramma@isd.gr G. Maruccia giuseppe.maruccia@st.com F. Papariello francesco.papariello@st.com OCCN: a network-on-chip modeling and simulation framework. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '04) Paris, France 3 2004 174 179
6. T. Bjerregaard S. Mahadevan R. G. Olsen J. Sparsø An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip. Proceedings of International Symposium on System-on-Chip (SOC '05) Tampere, Finland 2005 171 174
7. D. Wingard J. Nurmi H. Tenhunen J. Isoaho A. Jantsch Socket-based design using decoupled interconnects. Interconnect-Centric Design for SoC and NoC Kluwer Dordrecht, The Netherlands 2004
8. U. Y. Ogras uogras@ece.cmu.edu J. Hu jingcao@ece.cmu.edu R. Marculescu radum@ece.cmu.edu Key research problems in NoC design: a holistic perspective. Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES, ISSS '05) Jersey City, NJ, USA 2005 69 74
9. G.-M. Chiu chiu@optimal.ee.ntust.edu.tw The odd-even turn model for adaptive routing. IEEE Transactions on Parallel and Distributed Systems 11 7 2000 729 738
10. J. Hu R. Marculescu Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '03) Munich, Germany 2003 688 693
11. J. Hu jingcao@ece.cmu.edu R. Marculescu radum@ece.cmu.edu DyAD - smart routing for networks-on-chip. Proceedings of the 41st Design Automation Conference (DAC '04) San Diego, Calif, USA 2004 260 263
12. Y. H. Song yongho@charity.usc.edu T. M. Pinkston tpink@charity.usc.edu A progressive approach to handling message-dependent deadlock in parallel computer systems. IEEE Transactions on Parallel and Distributed Systems 14 3 2003 259 275
13. T. T. Ye L. Benini G. de Micheli Packetized on-chip interconnect communication analysis for MPSoC. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '03) Munich, Germany 2003 344 349
14. F. Pétrot A. Greiner P. Gomez On cache coherency and memory consistency issues in NoC based shared memory multiprocessor SoC architectures. Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools (DSD '06) Dubrovnik, Croatia 2006 53 60
15. AMBA AXI Protocol Specification, ARM, June 2003
16. M. Bekooij R. Hoes O. Moreira P. van der Stok Dataflow analysis for real-time embedded multiprocessor system design. Dynamic and Robust Streaming in and between Connected Consumer-Electronics Devices Kluwer Dordrecht, The Netherlands 2005
17. E. Beigné edith.beigne@cea.fr F. Clermidy fabien.clermidy@cea.fr P. Vivet pascal.vivet@cea.fr A. Clouard alain.clouard@st.com M. Renaudin marc.renaudin@imag.fr An asynchronous NOC architecture providing low latency service and its multi-level design framework. Proceedings of International Symposium on Asynchronous Circuits and Systems (ASYNC '05) New York, NY, USA 2005 54 63
18. M. Millberg micke@imit.kth.se E. Nilsson erlandn@imit.kth.se R. Thid thid@imit.kth.se A. Jantsch axel@imit.kth.se Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '04) Paris, France 2 2004 890 895
19. S. Stergiou F. Angiolini S. Carta L. Raffo D. Bertozzi G. de Micheli ×pipes lite: a synthesis oriented design library for networks on chips. Proceedings of Design, Automation and Test in Europe (DATE '05) Munich, Germany 2 2005 1188 1193
20. P. Guerrier Un réseau d'interconnexion pour systémes intégrés. Universite Paris VI Paris, France 2000 Ph.D. dissertation
21. Arteris A comparison of network-on-chip and busses. White paper, 2005
22. S. Murali smurali@stanford.edu G. de Micheli nanni@stanford.edu An application-specific design methodology for STbus crossbar generation. Proceedings of Design, Automation and Test in Europe (DATE '05) Munich, Germany 2 2005 1176 1181
23. SonicsMX Datasheet, Sonics, 2005, http://www.sonicsinc.com/
24. Y. Durand C. Bernard D. Lattard FAUST: on-chip distributed architecture for a 4g baseband modem SoC. Proceedings of IP Based SoC Design Conference and Exhibition (IPSOC '05) Grenoble, France 2005
25. A. Tanenbaum Computer Networks. Prentice-Hall Upper Saddle River, NJ, USA 1996
26. I. Saastamoinen M. Alho J. Nurmi Buffer implementation for Proteo networks-on-chip. Proceedings of International Symposium on Circuits and Systems (ISCAS '03) Bangkok, Thailand 2003 113 116
27. B. Gebremichael F. Vaandrager Z. Miaomiao K. Goossens E. Rijpkema A. Rdulescu Deadlock prevention in the thereal protocol. Proceedings of the 13th IFIP WG 10.5 Advanced Research Working Conference Correct Hardware Design and Verification Methods (CHARME '05) Saarbrücken, Germany 2005 345 348
28. Z. Lu zhonghai@imit.kth.se B. Yin beiy@kth.se A. Jantsch axel@imit.kth.se Connection-oriented multicasting in wormhole-switched networks on chip. Proceedings of IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures Karlsruhe, Germany 2006 205 210
29. S. Murali P. Meloni F. Angiolini Designing message-dependent deadlock free networks on chips for application-specific systems on chips. Proceedings of IFIP International Conference on Very Large Scale Integration Nice, France 2006 158 163
30. M. Gerla L. Kleinrock Flow control: a comparative survey. IEEE Transactions on Communications Systems 28 4 1980 553 574
31. P. Bhojwani R. Mahapatra Interfacing cores with on-chip packet-switched networks. Proceedings of 16th International Conference on VLSI Design Las Vegas, Nev, USA 2003 382 387
32. K. Goossens kees.goossens@philips.com J. Dielissen A. Rdulescu thereal network on chip: concepts, architectures, and implementations. IEEE Design and Test of Computers 22 5 2005 414 421
33. D. E. Culler J. P. Singh A. Gupta Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann Publishers San Francisco, Calif, USA 1999
34. R. Sivaram R. Kesavan D. K. Panda C. B. Stunkel Where to provide support for efficient multicasting in irregular networks: network interface or switch? Proceedings of International Conference on Parallel Processing (ICPP '98) Minneapolis, Minn, USA 1998 452 459
35. R. V. Boppana boppana@cs.utsa.edu S. Chalasani suresh@cauchy.ece.wisc.edu C. S. Raghavendra raghu@aero.org Resource deadlocks and performance of wormhole multicast routing algorithms. IEEE Transactions on Parallel and Distributed Systems 9 6 1998 535 549
36. G. Kahn Information Processing. North-Holland New York, NY, USA 1974 ch. The Semantics of a Simple Language for Parallel Processing
37. O. P. Gangwal J. Janssen S. Rathnam E. Bellers M. Duranton Understanding video pixel processing applications for flexible implementations. Proceedings of Euromicro Symposium on Digital System Design Belek-Antalya, Turkey 2003 392 401
38. H. Nikolov T. Stefanov E. Deprettere Multi-processor system design with ESPAM. Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES, ISSS '06) Salzburg, Austria 2006 211 216
39. F. Steenhof H. Duque B. Nilsson K. Goossens R. Peset Llopis Networks on chips for high-end consumer-electronics TV system architectures. Proceedings of Design, Automation and Test in Europe (DATE '06) Munich, Germany 2 2006 1 6
40. S. Murali L. Benini G. de Micheli Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees. Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '05) Shanghai, China 1 2005 27 32
41. O. P. Gangwal A. Rdulescu K. Goossens S. Gonzlez Pestana E. Rijpkema Building predictable systems on chip: an analysis of guaranteed communication in the thereal network on chip. Dynamic and Robust Streaming in and between Connected Consumer-Electronics Devices Kluwer Norwell, Mass, USA 2005
42. S. S. Mukherjee P. Bannon S. Lang A. Spink D. Webb The Alpha 21364 network architecture. IEEE Micro 22 1 2002 26 35
43. T. Bjerregaard tob@imm.dtu.dk J. Sparsø jsp@imm.dtu.dk A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. Proceedings of Design, Automation and Test in Europe (DATE '05) Munich, Germany 2 2005 1226 1231
44. A. Hansson hansson@natlab.research.philips.com K. Goossens kees.goossens@philips.com A. Rdulescu andrei.radulescu@philips.com A unified approach to constrained mapping and routing on network-on-chip architectures. Proceedings of International Conference on Hardware/Software Codesign and System Synthesis (CODES, ISSS '05) Jersey City, NJ, USA 2005 75 80
45. M. Coenen S. Murali A. Rdulescu K. Goossens G. de Micheli A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control. Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES, ISSS '06) Seoul, Korea 2006 130 135
46. S. Gonzlez Pestana Santiago.gonzalez.pestana@philips.com E. Rijpkema A. Rdulescu K. Goossens O. P. Gangwal Cost-performance trade-offs in networks on chip: a simulation-based approach. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '04) Paris, France 2 2004 764 769
47. J. Dielissen A. Rdulescu K. Goossens Power measurements and analysis of a network-on chip. Philips Research Laboratories Eindhoven, The Netherlands NL-TN-2005-0282 2005