On the problem of evaluating the performance of multiprogrammed workloads

IEEE Transactions on Computers

Volumn 59, Issue 12, 2010, Pages 1722-1728

  Cazorla, Francisco J ^a,b   Pajuelo, Alex ^c   Santana, Oliverio J ^d   Fernandez, Enrique ^d   Valero, Mateo ^b,c  

^a ARTIFICIAL INTELLIGENCE RESEARCH INSTITUTE IIIA CSIC   (Spain)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

^c UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^d UNIVERSITY OF LAS PALMAS DE GRAN CANARIA   (Spain)

Author keywords

evaluation methodologies; multiprogrammed workloads; Multithreaded processors

Indexed keywords

ACCURATE MEASUREMENT; ANALYSIS AND EVALUATION; EVALUATION METHODOLOGIES; EVALUATION RESULTS; MULTIPROGRAMMED WORKLOADS; MULTITHREADED ARCHITECTURE; MULTITHREADED PROCESSORS; ON CURRENTS; POTENTIAL IMPACTS; PROCESSOR DESIGN; WORKLOAD EXECUTION;

ARCHITECTURE; MULTIPROGRAMMING;

COMPUTER ARCHITECTURE;

EID: 78149240906     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2010.62     Document Type: Article

References (15)

1. M. Serrano, R. Wood, and M. Nemirovsky, "A Study of Multistreamed Superscalar Processors", Technical Report #93-05, Univ. of California, 1993.
2. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm, "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor", Proc. 23rd Int'l Symp. Computer Architecture, 1996.
3. D. Marr, F. Binns, D. Hill, G. Hinton, D. Koufaty, J. Miller, and M. Upton, "Hyper-Threading Technology Architecture and Microarchitecture" , Intel Technology J., vol. 6, no. 1, pp. 4-15, 2002.
4. http://www.specbench.org/, 2010.
5. J. Vera, F. Cazorla, A. Pajuelo, O. J. Santana, E. Fernández, and M. Valero, "FAME: FAirly MEasuring Multithreaded Architectures", Proc. 16th Int'l Conf. Parallel Architectures and Compilation Techniques, 2007.
6. A. Snavely, D. Tullsen, and G. Voelker, "Symbiotic Job Scheduling with Priorities for a Simultaneous Multithreaded Processor", Proc. Int'l Conf. Measurements and Modeling of Computer Systems, 2002.
7. K. Luo, J. Gummaraju, and M. Franklin, "Balancing Throughput and Fairness in SMT Processors", Proc. Int'l Symp. Performance Analysis of Systems and Software, 2001.
8. F. Cazorla, E. Fernandez, A. Ramirez, and M. Valero, "Dynamically Controlled Resource Allocation in SMT Processors", Proc. 37th Int'l Symp. Microarchitecture, 2004.
9. E. Tune, R. Kumar, D. Tullsen, and B. Calder, "Balanced Multithreading: Increasing Throughput via a Low Cost Multithreading Hierarchy", Proc. 37th Int'l Symp. Microarchitecture, 2004.
10. K. Luo, M. Franklin, S. Mukherjee, and A. Seznec, "Boosting SMT Performance by Speculation Control", Proc. 17th Int'l Parallel and Distributed Processing Symp., 2003.
11. R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen, "Single ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction", Proc. 36th Int'l Symp. Microarchitecture, 2003.
12. B. Sinharoy, R. Kalla, J. Tendler, R. Eickemeyer, and J. Joyner, "POWER5 System Microarchitecture", IBM J. of Research and Development, vol. 49, no. 4, pp. 505-521, 2005.
13. http://opensparc-t1.sunsource.net/, 2010.
14. S. Eyerman and L. Eeckhout, "System-Level Performance Metrics for Multiprogram Workloads", IEEE Micro, vol. 28, no. 3, pp. 42-53, May 2008.
15. M. Biesbrouck, T. Sherwood, and B. Calder, "A Co-Phase Matrix to Guide Simultaneous Multithreading Simulation", Proc. Int'l Symp. Performance Analysis of Systems and Software, 2004.