Barra: A parallel functional simulator for GPGPU

Proceedings - 18th Annual IEEE/ACM International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, MASCOTS 2010

Volumn , Issue , 2010, Pages 351-360

  Collange, Sylvain ^a   Daumas, Marc ^a   Defour, David ^a   Parello, David ^a  

^a ELIAUS PROMES (UPVD)   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EXECUTABLES; FUNCTIONAL LEVELS; FUNCTIONAL SIMULATORS; GENERAL PURPOSE; GRAPHICS PROCESSING UNIT; INSTRUCTION SET; MICRO-ARCHITECTURE DESIGN;

COMPUTER NETWORKS; PROGRAM PROCESSORS; TELECOMMUNICATION SYSTEMS;

COMPUTER SIMULATION;

EID: 78049512154     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MASCOTS.2010.43     Document Type: Conference Paper

References (30)

1. AMD R600-Family Instruction Set Architecture, Advanced Micro Device, Inc., 2008. [Online]. Available: http://ati.amd.com/technology/streamcomputing/ R600ISA.pdf.
2. D. August, J. Chang, S. Girbal, D. Gracia-Perez, G. Mouchard, D. A. Penry, O. Temam, and N. Vachharajani, "UNISIM: an open simulation environment and library for complex architecture design and collaborative development," IEEE Computer Architecture Letters, vol. 6, no. 2, pp. 45-48, 2007. [Online]. Available: http://dx.doi.org/10.1109/L-CA.2007.12.
3. D. I. August, S. Malik, L.-S. Peh, V. Pai, M. Vachharajani, and P. Willmann, "Achieving structural and composable modeling of complex systems," International Journal of Parallel Programming, vol. 33, no. 2, pp. 81-101, 2005. [Online]. Available: http://dx.doi.org/10.1007/s10766-005- 3569-3.
4. T. Austin, E. Larson, and D. Ernst, "Simplescalar: an infrastructure for computer system modeling," Computer, vol. 35, no. 2, pp. 59-67, 2002. [Online]. Available: http://dx.doi.org/10.1109/2.982917.
5. A. Bakhoda, G. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, "Analyzing CUDA workloads using a detailed GPU simulator," in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, Boston, 2009, pp. 163-174. [Online]. Available: http://dx.doi.org/10.1109/ISPASS.2009.4919648.
6. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt, "The M5 simulator: modeling networked systems," IEEE Micro, vol. 26, no. 4, pp. 52-60, 2006. [Online]. Available: http://dx.doi.org/10.1109/MM.2006.82.
7. S. Collange, M. Daumas, D. Defour, and D. Parello, "Comparaison d'algorithmes de branchements pour le simulateur de processeur graphique Barra," in 13ème Symposium sur les Architectures Nouvelles de Machines, 2009, pp. 1-12. [Online]. Available: http://hal.archives-ouvertes.fr/ hal-00397697.
8. S. Collange, D. Defour, and A. Tisserand, "Power consuption of GPUs from a software perspective," in 9th International Conference on Computational Science, 2009, pp. 922-931. [Online]. Available: http://hal.archives-ouvertes.fr/hal-00348672/.
9. S. Collange, D. Defour, and Y. Zhang, "Dynamic detection of uniform and affine vectors in GPGPU computations," in Third workshop on Highly Parallel Processing on a Chip, 2009, pp. 1-10. [Online]. Available: http://hal.archives-ouvertes.fr/hal-00396719/.
10. B. W. Coon and J. E. Lindholm, "System and method for managing divergent threads in a SIMD architecture," US Patent Office, US Patent 7353369 B1, 2008. [Online]. Available: http://www.google.com/patents?q=7353369.
11. G. Diamos, A. Kerr, and M. Kesavan, "Translating GPU binaries to tiered SIMD architectures with Ocelot," Georgia Institute of Technology, CERCS technical report GIT-CERCS-09-01, 2009. [Online]. Available: http://hdl.handle.net/1853/27246.
12. R. M. Fujimoto, "Parallel discrete event simulation," Communications of the ACM, vol. 33, no. 10, pp. 30-53, 1990. [Online]. Available: http://doi.acm.org/10.1145/84537.84545.
13. E. Lindholm, M. Y. Siu, S. S. Moy, S. Liu, and J. R. Nickolls, "Simulating multiported memories using lower port count memories," US Patent Office, US Patent 7339592 B2, 2008. [Online]. Available: http://www.google.com/patents?q=7339592.
14. J. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "NVIDIA Tesla: a unified graphics and computing architecture," IEEE Micro, vol. 28, no. 2, pp. 39-55, 2008. [Online]. Available: http://dx.doi.org/10.1109/MM.2008. 31.
15. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg, J. Högberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A full system simulation platform," Computer, vol. 35, no. 2, pp. 50-58, 2002. [Online]. Available: http://dx.doi.org/10.1109/2.982916.
16. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood, "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," SIGARCH Computer Architecture News, vol. 33, no. 4, pp. 92-99, 2005. [Online]. Available: http://doi.acm.org/10.1145/1105734.1105747.
17. V. Moya, C. Gonzalez, J. Roca, A. Fernandez, and R. Espasa, "Shader performance analysis on a modern GPU architecture," in Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, Barcelona, Spain, 2005, pp. 355-364. [Online]. Available: http://dx.doi.org/10.1109/MICRO. 2005.30.
18. A. Munshi, "The OpenCL specification," Khronos OpenCL Working Group, Tech. Rep. 1.0 revision 48, 2009. [Online]. Available: http://www.khronos.org/registry/cl/specs/opencl-1.0.48.pdf.
19. CUDA Compute Unified Device Architecture Programming Guide, NVIDIA, 2009, version 2.3. [Online]. Available: http://developer.download.nvidia.com/compute/ cuda/23/toolkit/docs/NVIDIACUDAProgrammingGuide2.3.pdf.
20. The NVIDIA CUDA Debugger, NVIDIA, 2009, version 2.3. [Online]. Available: http://developer.download.nvidia.com/compute/cuda/23/toolkit/docs/ CUDAGDBUserManual2.3beta.pdf.
21. NVIDIA, "NVIDIA's next generation CUDA compute architecture: fermi," NVIDIA, 2009. [Online]. Available: http://www.nvidia.com/object/ fermiarchitecture.html.
22. S. F. Oberman and M. Siu, "A high-performance area-efficient multifunction interpolator," in Proceedings of the 17th IEEE Symposium on Computer Arithmetic, I. Koren and P. Kornerup, Eds., Cape Cod, Massachusetts, 2005, pp. 272-279. [Online]. Available: http://dx.doi.org/10.1109/ARITH.2005.7.
23. D. Parello, M. Bouache, and B. Goossens, "Improving cyclelevel modular simulation by vectorization," in Rapid Simulation and Performance Evaluation: Methods and Tools, Lille, France, 2009. [Online]. Available: http://www2.lifl.fr/rapido/Rapido%2709/Rapido09Proceed/parello.pdf.
24. D. G. Perez, G. Mouchard, and O. Temam, "MicroLib: a case for the quantitative comparison of micro-architecture mechanisms," in Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, Portland, Oregon, 2004, pp. 43-54. [Online]. Available: http://dx.doi.org/10. 1109/MICRO.2004.25.
25. M. Rosenblum, E. Bugnion, S. Devine, and S. A. Herrod, "Using the SimOS machine simulator to study complex computer systems," ACM Transactions on Modeling and Computer Simulation, vol. 7, no. 1, pp. 78-103, 1997. [Online]. Available: http://doi.acm.org/10.1145/244804.244807.
26. G. Ruetsch and P. Micikevicius, Optimizing Matrix Transpose in CUDA, NVIDIA CUDA SDK Application Note, 2009.
27. G. Schirner and R. Dömer, "Quantitative analysis of the speed/accuracy trade-off in transaction level modeling," ACM Transactions in Embedded Computing Systems, vol. 8, no. 1, pp. 1-29, 2008. [Online]. Available: http://doi.acm.org/10.1145/1457246.1457250.
28. J. W. Sheaffer, D. Luebke, and K. Skadron, "A flexible simulation framework for graphics architectures," in Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, Grenoble, France, 2004, pp. 85-94. [Online]. Available: http://doi.acm.org/10.1145/1058129.1058142.
29. W. J. van der Laan, "Decuda and Cudasm, the cubin utilities package," 2008, http://www.cs.rug.nl/̃wladimir/decuda. [Online]. Available: http://www.cs.rug.nl/∼wladimir/decuda/.
30. T. F. Wenisch, R. E. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. C. Hoe, "SimFlex: Statistical sampling of computer system simulation," IEEE Micro, vol. 26, no. 4, pp. 18-31, 2006. [Online]. Available: http://dx.doi.org/10.1109/MM.2006.79.