A four-channel beamforming down-converter in 90-nm CMOS utilizing phase-oversampling

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 11, 2010, Pages 2262-2272

  Tseng, Richard ^a   Li, Hao ^a,b   Kwon, Dae Hyun ^a   Chiu, Yun ^a   Poon, Ada S Y ^c  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA   (China)

^c Stanford University   (United States)

Author keywords

Beamforming; Cartesian combining; dynamic range; mixer; multiphase local oscillator (LO); phase shifter; phase oversampling; phased arrays; receivers; RF CMOS; RF variable gain amplifier (RFVGA); vector modulator (VM)

Indexed keywords

CARTESIAN COMBINING; DYNAMIC RANGE; LOCAL OSCILLATORS; MIXER; OVER SAMPLING; PHASED ARRAYS; RECEIVERS; RF-CMOS; VARIABLE GAIN AMPLIFIERS; VECTOR MODULATOR (VM);

CMOS INTEGRATED CIRCUITS; DIFFERENTIAL AMPLIFIERS; DIGITAL CONTROL SYSTEMS; MIXERS (MACHINERY); MODULATORS; PHASE SHIFT; PHASE SHIFTERS; VECTORS; VOLTAGE REGULATORS;

BEAMFORMING;

EID: 77958521869     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2063971     Document Type: Conference Paper

References (24)

1. K. Koh and G. Rebeiz, "An X- and Ku-band 8-element phased-array receiver in 0.18- μm SiGe BiCMOS technology," IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1360-1371, Jun. 2008.
2. T. Yu and G. Rebeiz, "A 22-24 GHz 4-element CMOS phased array with on-chip coupling characterization," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2134-2143, Sep. 2008.
3. J. Paramesh, R. Bishop, K. Soumvanath, and D. J. Allstot, "A four-antenna receiver in 90-nm CMOS for beamforming and spatial diversity," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2515-2524, Dec. 2005.
4. A. Afsahi et al., "A low-power single-weight-combiner 802.11abg SoC in 0.13 μm CMOS for embedded applications utilizing an area and power efficient Cartesian phase shifter and mixer circuit," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1101-1118, May 2008.
5. F. Ellinger, U. Lott, and W. Bachtold, "An antenna diversity MMIC vector modulator for HIPERLAN with low power consumption and calibration capability," IEEE Trans. Microw. Theory Tech., vol. 49, no. 5, pp. 964-969, May 2001.
6. A. E. Ashtiani et al., "Direct multilevel carrier modulation using millimeter-wave balanced vector modulators," IEEE Trans. Microw. Theory Tech., vol. 46, no. 12, pp. 2611-2619, Dec. 1998.
7. D. S. McPherson and S. Lucyszyn, "Vector modulator for W -band software radar techniques," IEEE Trans. Microw. Theory Tech., vol. 49, no. 8, pp. 1451-1461, Aug. 2001.
8. T. Yamaji et al., "A four-input beam-forming downconverter for adaptive antennas," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1619-1625, Oct. 2003.
9. H. Hashemi, X. Guan, A. Komijani, and A. Hajimiri, "A 24-GHz SiGe phased-array receiver-LO phase-shifting approach," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 614-626, Feb. 2005.
10. X. Guan, H. Hashemi, and A. Hajimiri, "A fully integrated 24-GHz eight-element phased-array receiver in silicon," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2311-2320, Dec. 2004.
11. H. Krishnaswamy and H. Hashemi, "A fully integrated 24 GHz 4-channel phased-array transceiver in 0.13 μm CMOS based on a variable-phase ring oscillator and PLL architecture," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 124-125.
12. R. Tseng, A. S. Y. Poon, and Y. Chiu, "A mixed-signal vector modulator for eigen-beamforming receivers," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 5, pp. 475-483, May 2008.
13. M. J. Gingell, "Single sideband modulation using sequence asymmetric polyphase networks," Electrical Commun., vol. 48, pp. 21-25, 1973.
14. T. T. Y. Wong, Fundamentals of Distributed Amplification. Norwood, MA: Artech House, 1993.
15. R. Tseng, H. Li, D.-H. Kwon, A. S. Y. Poon, and Y. Chiu, "An inherently linear phase-oversampling vector modulator in 90-nm CMOS," in Proc. IEEE Asian Solid-State Circuits Conf., Taipei, Taiwan, Nov. 2009, pp. 257-260.
16. D. Tse and P. Viswanath, Fundamentals of Wireless Communication. Cambridge, U.K.: Cambridge Univ., 2005.
17. B. Widrow, P. E. Mantey, L. J. Griffiths, and B. B. Goode, "Adaptive antenna systems," Proc. IEEE, vol. 55, no. 12, pp. 2143-2159, Dec. 1967.
18. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179-194, Feb. 1998.
19. J.-M. Chou, Y.-T. Hsieh, and J.-T. Wu, "Phase averaging and interpolation using resistor strings or resistor rings for multi-phase clock generation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 5, pp. 984-991, May 2006.
20. C. Kim, I.-C. Hwang, and S.-M. Kang, "A low-power small-area ±7.29-ps-jitter 1-GHz DLL-based clock generator," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1414-1420, Nov. 2002. (Pubitemid 35432161)
21. Y. Aibara, "A novel false lock detection technique for a wide frequency range delay-locked loop," IEICE Trans. Fundamentals, vol. E98-A, no. 2, pp. 385-390, Feb. 2006.
22. J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996.
23. H. Partovl and R. Talaga, Jr., "Phase Frequency Detector Having Reduced Blind Spot," U.S. Patent 5 963 059, Oct. 5, 1999.
24. P. Vorenkamp and R. Roovers, "A 12-b, 60-MSample/s cascaded folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1876-1886, Dec. 1997.