Energy and performance models for clocked and asynchronous communication

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2003, Pages 56-66

  Stevens, Kenneth S ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; FRUITS; PIPELINES;

ASYNCHRONOUS COMMUNICATION; DELAY SOURCES; ENERGY; ENERGY MODEL; FIRST-ORDER MODELS; FOUR CYCLES; PARAMETERIZED; PERFORMANCE MODELING; SOURCE SYNCHRONOUS; TIME BORROWING;

BANDWIDTH;

EID: 77957946267     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2003.1199166     Document Type: Conference Paper

References (10)

1. W. J. Bainbridge. Asynchronous System-on-Chip Interconnect. PhD thesis, Department of Computer Science, University of Manchester, Mar. 2000.
2. D. Harris. Skew-Tolerant Circuit Design. Morgan Kaufmann Publishers, 2001.
3. R. Ho, K. W. Mai, and M. A. Horowitz. The future of wires. Proceedings of the IEEE, 89(4):490-504, April 2001.
4. A. Iyer and D. Marculescu. Power-Performance Evaluation of Globally Asynchronous, Locally Synchronous Processors. In Proc. Intl. Symposium on Computer Architecture (ISCA), pages 158-168, Anchorage, AK, May 2002.
5. S. J. Piestrak. Membership test logic for delay-insensitive codes. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 194-204, 1998.
6. C. L. Seitz. System timing. In C. A. Mead and L. A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison Wesley, 1980.
7. M. Singh and S. M. Nowick. High-throughput asynchronous pipelines for fine-grain dynamic datapaths. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 198-209. IEEE Computer Society Press, Apr. 2000.
8. K. Stevens, S. Rotem, R. Ginosar, P. Beerel, C. Myers, K. Yun, R. Kol, C. Dike, and M. Roncken. An Asynchronous Instruction Length Decoder. IEEE Journal of Solid State Circuits, 36(2):217-228, Feb. 2001.
9. I. Sutherland, B. Sproull, and D. Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publishers, Inc., San Francisco, 1999.
10. N. Weste and K. Eshraghian. Principles of CMOS VLSI Design: A Systems Perspective. VLSI Systems. Addison-Wesley, Menlo Park, CA, 1985.