Voltage-sharing converter to supply single-phase asymmetrical four-level diode-clamped inverter with high power factor loads

IEEE Transactions on Power Electronics

Volumn 25, Issue 10, 2010, Pages 2507-2520

  Boora, Arash A ^a   Nami, Alireza ^a   Zare, Firuz ^a   Ghosh, Arindam ^a   Blaabjerg, Frede ^b  

^a QUEENSLAND UNIVERSITY OF TECHNOLOGY   (Australia)

^b AALBORG UNIVERSITY   (Denmark)

Author keywords

Disturbance; dynamic behavior; input voltage disturbance; multi output DC DC converters

Indexed keywords

CONTROL STRATEGIES; DC LINK CAPACITOR; DC-LINK VOLTAGES; DIODE-CLAMPED INVERTER; DISTURBANCE; DYNAMIC BEHAVIOR; HIGH POWER FACTOR; INPUT VOLTAGE DISTURBANCES; MULTI-OUTPUT; MULTILEVEL INVERTER; OUTPUT VOLTAGES; POWER CONVERSION; POWER FACTORS; RESIDENTIAL PHOTOVOLTAIC; VOLTAGE QUALITY;

DC-DC CONVERTERS; DIODES; ELECTRIC POWER FACTOR;

DC POWER TRANSMISSION;

EID: 77957747825     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2010.2046651     Document Type: Article

References (33)

1. L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives", IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28-39, Jun. 2008.
2. E. Babaei, "A cascade multilevel converter topology with reduced number of switches", IEEE Trans. Power Electron., vol. 23, no. 6, pp. 2657-2664, Nov. 2008.
3. J. Rodríguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives", IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007. (Pubitemid 350130678)
4. C. Rech and J. R. Pinheiro, "Impact of hybrid multilevel modulation strategies on input and output harmonic performances", IEEE Trans. Power Electron., vol. 22, no. 3, pp. 967-977, May 2007.
5. Zh. Du, L. M. Tolbert, B. Ozpineci, and J. N. Chiasson, "Fundamental frequency switching strategies of a seven-level hybrid cascaded H-bridge multilevel inverter", IEEE Trans. Power Electron., vol. 24, no. 1, pp. 25-33, Jan. 2009.
6. M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, "Hybrid multilevel power conversion system: A competitive solution for high-power applications", IEEE Trans. Ind. Appl., vol. 36, no. 3, pp. 834-841, May/Jun. 2000.
7. S. Busquets-Monge, J. Rocabert, P. Rodriguez, S. Alepuz, and J. Bordonau, "Multilevel diode-clamped converter for photovoltaic generators with independent voltage control of each solar array", IEEE Trans. Ind. Electron., vol. 55, no. 7, pp. 2713-2723, Jul. 2008.
8. S. Daher, J. Schmid, and F. L. M. Antunes, "Multilevel inverter topologies for stand-alone PV systems", IEEE Trans. Ind. Electron., vol. 55, no. 7, pp. 2703-2712, Jul. 2008.
9. A. Nami, F. Zare, G. Ledwich, A. Ghosh, and F. Blaabjerg, "Comparison between symmetrical and asymmetrical single phase multilevel inverter with diode-clamped topology", in Proc. 39th Power Electron. Spec. Conf. (PESC), 2008, pp. 2921-2926.
10. M. N. A. Kadir and Z. F. Hussien, "Asymmetrical multilevel inverter: Maximum resolution for H-bridge topology", in Proc. 6th Int. Conf. Power Electron. Drives Syst. (PEDS), 2005, pp. 1068-1071.
11. S. Mariethoz and A. Rufer, "New configurations for the three-phase asymmetrical multilevel inverter", in Proc. 39th Ind. Appl. Conf., Oct. 2004, vol. 2, pp. 828-835.
12. J. Song-Manguelle, "Asymmetrical multilevel inverter for large induction machine drives", in Proc. 14th Electr. Drives Power Electron. Int. Conf. (EPDE), 2001, pp. 101-107.
13. J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in fourlevel diode-clamped converters with passive front ends", IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 190-196, Feb. 2005.
14. G. P. Adam, S. J. Finney, A. M. Massoud, and B. W. Williams, "Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode", IEEE Trans. Ind. Electron., vol. 55, no. 8, pp. 3088-3099, Aug. 2008.
15. H. Akagi and T. Hatada, "Voltage balancing control for a three-level diode-clamped converter in a medium-voltage transformerless hybrid active filter", IEEE Trans. Power Electron., vol. 24, no. 3, pp. 571-579, Mar. 2009.
16. A. Yazdani and R. Iravani, "An accurate model for the dc-side voltage control of the neutral point diode clamped converter", IEEE Trans. Power Del., vol. 21, no. 1, pp. 185-193, Jan. 2006. (Pubitemid 43279801)
17. S. A. Khajehoddin, A. Bakhshai, and P. K. Jain, "A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model", IEEE Trans. Power Electron., vol. 23, no. 5, pp. 2248-2259, Sep. 2008.
18. S. Busquets-Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends", IEEE Trans. Power Electron., vol. 23, no. 6, pp. 1751-1758, Jun. 2009.
19. S. Busquets-Monge, S. Alepuz, J. Rocabert, and J. Bordonau, "Pulse width modulations for the comprehensive capacitor voltage balance of nlevel three-leg diode-clamped converters", IEEE Trans. Power Electron., vol. 24, no. 5, pp. 1364-1375, May 2009.
20. S. Busquets-Monge, J. Bordonau, and J. Rocabert, "A virtual-vector pulse width modulation for the four-level diode-clamped DC-AC converter", IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1964-1972, Jul. 2008.
21. N. Hatti, K. Hasegawa, and H. Akagi, "A 6.6-kV transformerless motor drive using a five-level diode-clamped PWM inverter for energy savings of pumps and blowers", IEEE Trans. Power Electron., vol. 24, no. 3, pp. 796-803, Mar. 2009.
22. M. Hagiwara and H. Akagi, "Control and experiment of pulse widthmodulated modular multilevel converters", IEEE Trans. Power Electron., vol. 24, no. 7, pp. 1737-1746, Jul. 2009.
23. S. Kouro, P. Lezana, M. Angulo, and J. Rodriguez, "Multicarrier PWM with DC-link ripple feedforward compensation for multilevel inverters", IEEE Trans. Power Electron., vol. 23, no. 1, pp. 52-59, Jan. 2008.
24. J. Wen and K. Smedley, "Hexagram rectifier-Active front end of hexagram inverter for medium-voltage variable-speed drives", IEEE Trans. Power Electron., vol. 23, no. 6, pp. 3014-3024, Nov. 2008.
25. A. Von Jouanne, S. Dai, and H. Zhang, "A multilevel inverter approach providing dc-link balancing, ride-through enhancement, and commonmode voltage elimination", IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 739-745, Aug. 2002.
26. C. Newton and M. Sumner, "A novel arrangement for balancing the capacitor voltages of a five level diode clamped inverter", in Proc. 7th Power Electron. Variable Speed Drives, 1998, pp. 465-470.
27. M. H. H. K. H. Chen, "Single-inductor multi-output (SIMO) dc-dc converters with high light-load efficiency and minimized cross-regulation for portable devices", IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1099-1111, Apr. 2009.
28. G. Yilei, H. Lijun, C. Huiming, L. Zhengyu, Q. Zhaoming, and L. Jun, "A simple structure of LLC resonant DC-DC converter for multi-output applications", in Proc. 20th Appl. Power Electron. Conf. (APEC 2005), pp. 1485-1490.
29. J. A. Oliver, R. Prieto, V. Romero, and J. A. Cobos, "Behavioural modelling of multi-output dc-dc converters for large-signal simulation of distributed power systems", in Proc. 37th Power Electron. Spec. Conf. (PESC 2006), pp. 1-6.
30. A. Parayandeh, A. Stupar, and A. Prodic, "Programmable digital controller for multi-output DC-DC converters with a time-shared inductor", in Proc. 37th Power Electron. Spec. Conf. (PESC 2006), pp. 1-6.
31. A. A. Boora, F. Zare, G. Ledwich, and A. Ghosh, "A new dc-dc converter with multi output: Topology and control strategies", in Proc. 13th Power Electron. Motion Control Conf. (EPE-PEMC 2008), pp. 468-474.
32. T. Senanayake and T. Ninomiya, "High-current clamp for fast-response load transitions of DC-DC converter", in Proc. 9th Int. Symp. Circuits Syst. (ISCAS 2003), pp. I-653-I-656.
33. R. Mahadevan, S. El-Hamamsy, W. M. Polivka, and S. Cuk, "A converter with three switched-networks improves regulation, dynamics and control", in Proc. 10th Int. Solid-State Power Electron. Conf. (Powercon), 1983, pp. E1-1-E1-19, Paper E1.