A virtual-vector pulsewidth modulation for the four-level diode-clamped DC-AC converter

IEEE Transactions on Power Electronics

Volumn 23, Issue 4, 2008, Pages 1964-1972

  Busquets Monge, Sergio ^a   Bordonau, Josep ^a   Rocabert, Joan ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Capacitor voltage balance; Diode clamped; Multilevel; Pulsewidth modulation (PWM); Virtual vector

Indexed keywords

CAPACITANCE; CAPACITORS; COUNTING CIRCUITS; DIELECTRIC DEVICES; ELECTRIC CURRENTS; ELECTRIC EQUIPMENT; ELECTRIC INVERTERS; ENERGY STORAGE; HVDC POWER TRANSMISSION; POWER CONVERTERS; PULSE MODULATION; PULSE WIDTH MODULATION; VECTORS;

AC CONVERTER; DC-LINK CAPACITORS; DC-LINK VOLTAGES; DIODE-CLAMPED; LEVEL CONVERTERS; OPERATING CONDITIONS; PRACTICAL USE; PULSE WIDTH MODULATION (QUADPWM); SPACE VECTOR PWM; THREE PHASE CURRENTS; VECTOR PULSE WIDTH MODULATION;

MODULATION;

EID: 47349125169     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2008.925160     Document Type: Article

References (24)

1. J. Rodríguez, J. Lai, and F. Peng, "Multilevel inverters: A survey of topologies, controls and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
2. L. Demas, T. A. Meynard, H. Foch, and G. Gateau, "Comparative study of multilevel topologies: NPC, multicell inverter and SNIC with IGBT," in Proc. IEEE Ind. Electron. Soc. Conf., 2002, vol. 1, pp. 828-833.
3. B. A. Welchko, M. B. de Rossiter Correa, and T. A. Lipo, "A three-level MOSFET inverter for low-power drives," IEEE Trans. Ind. Electron. vol. 51, no. 3, pp. 669-674, Jun. 2004.
4. R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," IEEE Trans. Ind. Appl., vol. 41, no. 3, pp. 855-865, May/Jun. 2005.
5. A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518-523, Sep./Oct. 1981.
6. N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," IEEE Trans. Power Electron., vol. 15, no. 2, pp. 242-249, Mar. 2000.
7. S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM - A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," IEEE Power Electron. Lett., vol. 2, no. 1, pp. 11-15, Mar. 2004.
8. S. Busquets-Monge, J. D. Ortega, J. Bordonau, J. A. Beristain, and J. Rocabert, "Closed-loop control design for a three-level three-phase neutral-point-clamped inverter using the optimized nearest-three virtual-space-vector modulation," in Proc. IEEE Power Electron. Spec. Conf., Jun. 2006, pp. 1-7.
9. M. Marchesoni, M. Mazzucchelli, F. V. P. Robinson, and P. Tenca, "A minimum-energy-based capacitor voltage balancing control strategy for MPC conversion systems," in Proc. IEEE Int. Symp. Ind. Electron., 1999, pp. 20-25.
10. G. Sinha and T. A. Lipo, "A four-level inverter based drive with a passive front end," IEEE Trans. Power Electron., vol. 15, no. 2, pp. 285-294, Mar. 2000.
11. M. Marchesoni, M. Mazzucchelli, and P. Tenca, "An optimal controller for voltage balance and power losses reduction in MPC AC/DC/AC converters," in Proc. IEEE Power Electron. Spec. Conf., 2000, pp. 662-667.
12. M. Marchesoni and P. Tenca, "Theoretical and practical limits in multilevel MPC inverters with passive front ends," in Proc. Eur. Conf. Power Electron. Appl., 2001, [CD ROM].
13. J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in four-level diode-clamped converters with passive front ends," IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 190-196, Feb. 2005.
14. R. Rojas, T. Ohnishi, and T. Suzuki, "PWM control method for a four-level inverter," Proc. Inst. E.ect. Eng., vol. 142, pp. 390-396, 1995.
15. C. Newton and M. Sumner, "Novel technique for maintaining balanced internal DC link voltages in diode-clamped five-level inverters," Proc. Inst. Elect. Eng., vol. 146, pp. 341-349, May 1999.
16. J. I. León, L. G. Franquelo, R. C. Portillo, and M. M. Prats, "DC-link capacitors voltage balancing in multilevel four-leg diode-clamped converters," in Proc. IEEE Ind. Electron. Soc. Conf. 2005, pp. 1-6.
17. M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: A practicable way to balance DC-link voltages," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 752-765, Aug. 2002.
18. Z. Pan, F. Z. Peng, K. A. Cortine, V. R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," IEEE Trans. Ind. Appl., vol. 41, no. 6, pp. 1698-1706, Nov./Dec. 2005.
19. Z. Pan and F. Z. Peng, "Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems," IEEE Trans. Power Electron., vol. 21, no. 1, pp. 211-218, Jan. 2006.
20. S. Busquets-Monge, J. Bordonau, and J. Rocabert, "Extension of the nearest-three virtual-space-vector PWM to the four-level diode-clamped dc-ac converter," in Proc. IEEE Power Electron. Spec. Conf., 2007, pp. 1892-1898.
21. B. P. McGrath, D. G. Holmes, and T. Lipo, "Optimized space vector switching sequences for multilevel inverters," IEEE Trans. Power Electron., vol. 18, no. 6, pp. 1293-1301, Nov. 2003.
22. S. Busquets-Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends," in Proc. IEEE Int. Symp. Ind. Electron., 2007, pp. 544-549.
23. 2 modulation strategies," in Proc. IEEE Ind. Electron. Soc. Conf., Paris, France, 2006, pp. 4819-4824.
24. J. W. Kolar, H. Ertl, and F. C. Zach, "Influence of the modulation method on the conduction and switching losses of a PWM converter system," IEEE Trans. Ind. Appl., vol. 27, no. 6, pp. 1063-1075, Nov./Dec. 1991.