Pulsewidth modulations for the comprehensive capacitor voltage balance of n-level two-leg diode-clamped converters

IEEE Transactions on Power Electronics

Volumn 24, Issue 8, 2009, Pages 1951-1959

  Busquets Monge, Sergio ^a   Alepuz, Salvador ^a   Rocabert, Joan ^a   Bordonau, Josep ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Capacitor voltage balance; Diode clamped; Multilevel; Pulsewidth modulation; Virtual vector

Indexed keywords

ALTERNATIVE DESIGNS; CAPACITOR VOLTAGE BALANCE; DC LINK CAPACITOR; DIODE CLAMPED; MATHEMATICAL EXPRESSIONS; MULTILEVEL; MULTILEVEL CONVERTER; PASSIVE FRONT ENDS; SWITCHING CYCLES; VECTOR PULSE-WIDTH MODULATION; VIRTUAL VECTOR; WAVE FORMS;

CAPACITANCE; CAPACITORS; DIODES; ELECTRIC INVERTERS; ELECTRIC POTENTIAL; MODULATION; PULSE WIDTH MODULATION; VECTORS;

POWER CONVERTERS;

EID: 69449101287     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2009.2017918     Document Type: Article

References (22)

1. J. Rodríguez, J. Lai, and F. Peng, "Multilevel inverters:ASurvey of topologies, controls and applications," IEEE Trans. Ind. Electron. vol. 49, no. 4, pp. 724-738, Aug. 2002.
2. J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
3. L. Demas, T. A. Meynard, H. Foch, and G. Gateau, "Comparative study of multilevel topologies: NPC, multicell inverter and SMC with IGBT," in Proc. IEEE Ind. Electron. Soc. Conf., 2002, vol. 1, pp. 828-833.
4. L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28-39, Jun. 2008.
5. S. Yonetani, Y. Kondo, H. Akagi, and H. Fujita, "A 6.6-kV transformerless STATCOM based on a five-level diode-clamped PWM converter: System design and experimentation of a 200-V 10-kVA laboratory model," IEEE Trans. Ind. Appl., vol. 44, no. 2, pp. 672-680, Mar./Apr. 2008.
6. J. Wen and K. M. Smedley, "Synthesis of multilevel converters based on single- and/or three-phase converter building blocks," IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1247-1256, May 2008.
7. M. M. Renge and H. M. Suryawanshi, "Five-level diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating induction motor drives," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1598-1607, Jul. 2008.
8. C. H. Ng, M. A. Parker, L. Ran, P. J. Tavner, J. R. Bumby, and E. Spooner, "A multilevel modular converter for a large, light weight wind turbine generator," IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1062-1074, May 2008.
9. B. A. Welchko, M. B. de Rossiter Correa, and T. A. Lipo, "A three-level MOSFET inverter for low-power drives," IEEE Trans. Ind. Electron. vol. 51, no. 3, pp. 669-674, Jun. 2004.
10. R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," IEEE Trans. Ind. Appl., vol. 41, no. 3, pp. 855-865, May/Jun. 2005.
11. S. Busquets-Monge, S. Alepuz, J. Rocabert, and J. Bordonau, "Pulse-width modulations for the comprehensive capacitor voltage balance of n-level diode-clamped converters," in Proc. IEEE Power Electron. Spec. Conf., 2008, pp. 4479-4486.
12. N. Rouger and J.-C. Crebier, "Toward generic fully integrated gate driver power supplies," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 2106- 2114, Jul. 2008.
13. M. Marchesoni and P. Tenca, "Theoretical and practical limits in multilevel MPC inverters with passive front ends," in Proc. Eur. Conf. Power Electron. Appl., 2001, pp. 1-12.
14. C. M. Wu, W. H. Lau, and H. Chung, "A five-level neutral-point-clamped H-bridge PWM inverter with superior harmonics suppression: A theoretical analysis," in Proc. IEEE Int. Symp. Circuits Syst., 1999, pp. 198-201.
15. O. Bouhali, E. M. Berkouk, C. Saudemont, and B. Francois, "A five-level diode clamped inverter with self-stabilization of the DC-link voltage for grid connection of distributed generators," in Proc. IEEE Int. Symp., 2004, pp. 947-952.
16. O. Bouhali, E. M. Berkouk, B. Francois, and C. Saudemont, "Direct generalized modulation of electrical conversions including self stabilization of the DC-link for a single phase multilevel inverter based AC grid interface," in Proc. IEEE Power Electron. Spec. Conf. 2004, pp. 1385-1391.
17. J. Salaet, A. Gilabert, J. Bordonau, S. Alepuz, A. Cano, and L.M. Gimeno, "Nonlinear control of neutral point in three-level single-phase converter by means of switching redundant states," IEE Electron. Lett., vol. 42, pp. 304-306, Mar. 2006.
18. S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM - A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," IEEE Power Electron. Lett., vol. 2, no. 1, pp. 11-15, Mar. 2004.
19. S. Busquets-Monge, J. Bordonau, and J. Rocabert, "A virtual-vector pulsewidth modulation for the four-level diode-clamped dc-ac converter," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1964-1972, Jul. 2008.
20. S. Busquets-Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1751-1758, Jul. 2008.
21. R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics 2nd ed. Norwell, MA: Kluwer, 2001.
22. X. Yuan and I. Barbi, "Fundamentals of a new diode clamping multilevel inverter," IEEE Trans. Power Electron., vol. 15, no. 4, pp. 711-718, Jul. 2000.