-
1
-
-
0000070228
-
GaN on si substrate with AlGaN/AlN intermediate layer
-
H. Ishikawa, G-Y. Zhao, N. Nakada, T. Egawa, T. Jimbo, and M. Umeno: "GaN on Si Substrate with AlGaN/AlN Intermediate Layer", Jpn. J. Appl. Phys., Vol. 38, 1999, pp. L492-494.
-
(1999)
GaN on si Substrate with AlGaN/AlN Intermediate Layer
, vol.38
-
-
Ishikawa, H.1
Zhao, G.-Y.2
Nakada, N.3
Egawa, T.4
Jimbo, T.5
Umeno, M.6
-
2
-
-
67649965915
-
Recent advances in GaN transistors for future emerging applications
-
M. Yanagihara, Y. Uemoto, T. Ueda, T. Tanaka, and D. Ueda, "Recent advances in GaN transistors for future emerging applications," Physica Status Solidi(a), vol. 206, 2009, pp. 1221-1227.
-
(2009)
Physica Status Solidi(a)
, vol.206
, pp. 1221-1227
-
-
Yanagihara, M.1
Uemoto, Y.2
Ueda, T.3
Tanaka, T.4
Ueda, D.5
-
3
-
-
68349132086
-
GaN transistors for power switching and millimeter-wave applications
-
T. Ueda, T. Tanaka, and D. Ueda, "GaN Transistors for Power Switching and Millimeter-wave Applications," International Journal of High Speed Electronics and Systems, vol. 19, 2009, pp. 145-152.
-
(2009)
International Journal of High Speed Electronics and Systems
, vol.19
, pp. 145-152
-
-
Ueda, T.1
Tanaka, T.2
Ueda, D.3
-
4
-
-
31744436913
-
Recessed gate structure approach toward normally off high-voltage AlGaN/GaN HEMT for power electronics applications
-
W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda, and I. Omura, "Recessed gate structure approach toward normally off high-voltage AlGaN/GaN HEMT for power electronics applications," IEEE Trans. Electron Devices, vol. 53, 2006, pp. 356-362.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, pp. 356-362
-
-
Saito, W.1
Takada, Y.2
Kuraguchi, M.3
Tsuda, K.4
Omura, I.5
-
5
-
-
33947182926
-
Control of threshold voltage of AlGaN/GaN HEMTs by fluoride-based plasma treatment: From depletion mode to enhancement mode
-
Y. Cai, Y. Zhou, K. M. Lau, and K. J. Chen, "Control of threshold voltage of AlGaN/GaN HEMTs by fluoride-based plasma treatment: From depletion mode to enhancement mode," IEEE Trans. Electron Devices, vol. 53, 2006, pp. 2207-2215.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, pp. 2207-2215
-
-
Cai, Y.1
Zhou, Y.2
Lau, K.M.3
Chen, K.J.4
-
6
-
-
47249146111
-
AlGaN/GaN recessed MIS-gate HFET with high-threshold-voltage normally-off operation for power electronics applications
-
T. Oka and T. Nozawa, "AlGaN/GaN recessed MIS-gate HFET with high-threshold-voltage normally-off operation for power electronics applications," IEEE Electron Device Lett., vol. 29, 2008, pp. 668-670.
-
(2008)
IEEE Electron Device Lett.
, vol.29
, pp. 668-670
-
-
Oka, T.1
Nozawa, T.2
-
7
-
-
77649179512
-
Enhancement-mode GaN MIS-HEMTs with n-GaN/i-AlN/n-GaN triple cap layer and high-k gate dielectrics
-
M. Kanamura, T. Ohki, T. Kikkawa, K. Imanishi, T. Imada, A. Yamada, and N. Hara, "Enhancement-Mode GaN MIS-HEMTs With n-GaN/i-AlN/n-GaN Triple Cap Layer and High-k Gate Dielectrics", IEEE Electron Device Lett., vol. 31, 2010, pp. 189-191.
-
(2010)
Enhancement-Mode GaN MIS-HEMTs with N-GaN/I-AlN/N-GaN Triple Cap Layer and High-K Gate Dielectrics
, vol.31
, pp. 189-191
-
-
Kanamura, M.1
Ohki, T.2
Kikkawa, T.3
Imanishi, K.4
Imada, T.5
Yamada, A.6
Hara, N.7
-
8
-
-
38149014747
-
Gate injection transistor(GIT) - A normally-off AlGaN/GaN power transistor using conductivity modulation
-
Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, H. Ishida, M. Yanagihara, T. Ueda, T. Tanaka, and D. Ueda, "Gate Injection Transistor(GIT) - A Normally-Off AlGaN/GaN Power Transistor Using Conductivity Modulation," IEEE Trans. Electron Device, vol. 54, 2007, pp3393-3399.
-
(2007)
IEEE Trans. Electron Device
, vol.54
, pp. 3393-3399
-
-
Uemoto, Y.1
Hikita, M.2
Ueno, H.3
Matsuo, H.4
Ishida, H.5
Yanagihara, M.6
Ueda, T.7
Tanaka, T.8
Ueda, D.9
-
9
-
-
77956516087
-
-
H. Umeda, T. Takizawa, Y. Anda, T. Ueda, and T. Tanaka, to be submitted
-
H. Umeda, T. Takizawa, Y. Anda, T. Ueda, and T. Tanaka, to be submitted.
-
-
-
-
10
-
-
77952397402
-
GaN monolithic inverter IC using normally-off gate injection transistors with planar isolation on si substrate
-
Baltimore, USA, December
-
Y. Uemoto, T. Morita, A. Ikoshi, H. Umeda, H. Matsuo, J. Shimizu, M. Hikita, M. Yanagihara, T. Ueda, T. Ueda, and D. Ueda, "GaN Monolithic Inverter IC Using Normally-off Gate Injection Transistors with Planar Isolation on Si Substrate," IEEE IEDM Tech. Dig., Baltimore, USA, December 2009, pp. 165-168.
-
(2009)
IEEE IEDM Tech. Dig.
, pp. 165-168
-
-
Uemoto, Y.1
Morita, T.2
Ikoshi, A.3
Umeda, H.4
Matsuo, H.5
Shimizu, J.6
Hikita, M.7
Yanagihara, M.8
Ueda, T.9
Ueda, T.10
Ueda, D.11
|