Xetal-Pro: An ultra-low energy and high throughput SIMD processor

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 543-548

  He, Yifan ^a   Pu, Yu ^a   Ye, Zhenyu ^a   Londono, Sebastian M ^a   Kleihorst, Richard ^b   Abbo, Anteneh A ^c   Corporaal, Henk ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b FLEMISH INSTITUTE FOR TECHNOLOGICAL RESEARCH VITO   (Belgium)

^c PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

Hybrid memory system; Low energy; SIMD; Xetal Pro

Indexed keywords

ENERGY REDUCTION; FRAME MEMORY; HIGH THROUGHPUT; HYBRID MEMORIES; LOW ENERGIES; MASSIVE PARALLELISM; MEMORY ORGANIZATIONS; MULTIPLY-AND-ADD OPERATIONS; NOMINAL VOLTAGE; NONLOCAL; ON CHIPS; SIMD; SIMD PROCESSORS; STREAMING APPLICATIONS; SUBTHRESHOLD; THROUGHPUT DEGRADATION; ULTRA LOW ENERGY; ULTRA-LOW-VOLTAGE; ULTRA-WIDE; XETAL-PRO;

COMPUTER AIDED DESIGN; NANOTECHNOLOGY; THROUGHPUT;

THRESHOLD VOLTAGE;

EID: 77956222601     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837409     Document Type: Conference Paper

References (13)

1. A. Abbo, R. Kleihorst, V. Choudhary, L. Sevat, P. Wielage, S. Mouy, B. Vermeulen, and M. Heijligers. Xetal-II: a 107 GOPS, 600 mW massively parallel processor for video scene analysis. IEEE Journal of Solid-State Circuits, 43(1):192-201, 2008.
2. B. Calhoun and A. Chandrakasan. A 256kb sub-threshold SRAM in 65nm CMOS. In IEEE Int. Solid-Stace Circ. Conf, pages 2592-2601, 2006.
3. P. Francesco, P. Marchal, D. Atienza, L. Benini, F. Catthoor, and J. Mendias. An integrated hardware/software approach for run-time scratchpad management. In Proceedings of the 41st annual conference on Design automation, pages 238-243.ACM New York, NY, USA, 2004.
4. N. Jayasena, M. Erez, J. Ahn, and W. Dally. Stream register files with indexed access. In High Performance Computer Architecture, 2004. HPCA-10. Proceedings. 10th International Symposium on, pages 60-72, 2004.
5. H. Kaul, M. A. Anders, S. K. Mathew, S. K. Hsu, A. Agarwal, R. K. Krishnamurthy, and S. Borkar. A 300mV 494GOPS/W Reconfigurable Dual-Supply 4-Way SIMD Vector Processing Accelerator in 45nm CMOS. In IEEE Int. Solid-Stace Circ. Conf, pages 260-263, 2009.
6. R. Kenneth. Castleman. Digital image processing. Prentice Hall Press, Upper Saddle River, NJ, 1996.
7. J. Kwong, Y. Ramadass, N. Verma, and A. Chandrakasan. A 65 nm Sub-Vt Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter. IEEE Journal of Solid-State Circuits, 44(1):115-126, 2009.
8. S. Kyo and S. Okazaki. IMAPCAR: A 100 GOPS In-Vehicle Vision Processor Based on 128 Ring Connected Four-Way VLIW Processing Elements. Journal of Signal Processing Systems, pages 1-12.
9. Y. Pu, J. de Gyvez, H. Corporaal, and Y. Ha. An Ultra-Low-Energy/Frame Multi-Standard JPEG CO-Processor in 65nm CMOS with Sub/Near-Threshold Power Supply. In IEEE Int. Solid-Stace Circ. Conf, pages 146-147, 2009.
10. M. Seok, S. Hanson, Y. Lin, Z. Foo, D. Kim, Y. Lee, N. Liu, D. Sylvester, and D. Blaauw. The Phoenix Processor: A 30pW platform for sensor applications. In 2008 IEEE Symposium on VLSI Circuits, pages 188-189, 2008.
11. N. Verma and A. Chandrakasan. A 256 kb 65 nm 8T subthreshold SRAM employing Sense-amplifier Redundancy. IEEE Journal of Solid State Circuits, 43(1):141, 2008.
12. A. Wang, A. Chandrakasan, T. Inc, and T. Dallas. A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits, 40(1):310-319, 2005.
13. B. Zhai, L. Nazhandali, J. Olson, A. Reeves, M. Minuth, R. Helfand, S. Pant, D. Blaauw, and T. Austin. A 2.60 pJ/Inst subthreshold sensor processor for optimal energy efficiency. In VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium on, pages 154-155, 2006.