Synthesis and implementation of active mode power gating circuits

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 487-492

  Seomun, Jun ^a   Shin, Insup ^a   Shin, Youngsoo ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Active leakage; Active mode power gating; Low power

Indexed keywords

ACTIVE LEAKAGE; ACTIVE MODE; ACTIVE POWER; CIRCUIT BEHAVIORS; CLOCK GATING; LOW POWER; POWER GATINGS; STAND-BY LEAKAGE; STANDARD CELL DESIGN; SYNTHESIS ALGORITHMS; WIRE LENGTH;

CLOCKS; COMPUTER AIDED DESIGN; ELECTRIC BATTERIES;

PROBLEM SOLVING;

EID: 77956203589     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837395     Document Type: Conference Paper

References (16)

1. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," Proceedings of the IEEE, vol.91, no.2, pp. 305-327, Feb. 2003.
2. Y. Ye, S. Borkar, and V. De, "A new technique for standby leakage reduction in high-performance circuits," in Proc. Symp. on VLSI Circuits, June 1998, pp. 40-41.
3. H.Mair et al., "A 65-nm mobile multimedia applications processor with an adaptive power management scheme to compensate for variations," in Proc. Symp. on VLSI Circuits, June 2007, pp. 224-225.
4. S. Rusu et al., "A 65-nm dual-core multithreaded Xeon processor with 16-MB L3 cache," IEEE Journal of Solid-State Circuits, vol.42, no.1, pp. 17-25, Jan. 2007.
5. Y. Shimazaki, R. Zlatanovici, and B. Nikolic, "A shared-well dual-supply-voltage 64-bit ALU," IEEE Journal of Solid- State Circuits, vol.39, no.3, pp. 494-500, Mar. 2004.
6. P. Royannez et al., "90nm low leakage SoC design techniques for wireless applications," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2005, pp. 138-139.
7. K. Usami and H. Yoshioka, "A scheme to reduce active leakage power by detecting state transitions," in Proc. Int. Midwest Symp. on Circuits and Systems, July 2004, pp. 493-496.
8. Synopsys, "NanoSim User Guide," Dec. 2007.
9. S. Mutoh, S. Shigematsu, Y. Gotoh, and S. Konaka, "Design method of MTCMOS power switch for low-voltage highspeed LSIs," in Proc. Asia South Pacific Design Automation Conf., Jan. 1999, pp. 113-116.
10. H.-S. Won et al., "An MTCMOS design methodology and its application to mobile computing," in Proc. Int. Symp. on Low Power Electronics and Design, Aug. 2003, pp. 110-115.
11. C. Hwang, P. Rong, and M. Pedram, "Sleep transistor distribution in row-based MTCMOS designs," in Proc. Great Lakes Symp. on VLSI, Mar. 2007, pp. 235-240.
12. H. Kriplani, F. Najm, and I. Hajj, "Maximum current estimation in CMOS circuits," in Proc. Design Automation Conf., June 1992, pp. 2-7.
13. C. Hsieh, J. Lin, and S. Chang, "Vectorless estimation of maximum instantaneous current for sequential circuits," IEEE Trans. on Computer-Aided Design, vol.25, no.11, pp. 2341- 2352, Nov. 2006.
14. S. Ercolani et al., "Estimate of signal probability in combinational logic networks," in Proc. European Test Conf., Apr. 1989, pp. 132-138.
15. Synopsys, "Design Compiler User Guide," Mar. 2007.
16. OpenAccess, ," 2009, http://www.si2.org/.