Continuous-time input pipeline ADCs

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 8, 2010, Pages 1456-1468

  Gubbins, David ^a   Lee, Bumha ^c   Hanumolu, Pavan Kumar ^b   Moon, Un Ku ^b  

^a Linear Technology   (United States)

^b Oregon State University   (United States)

^c NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

Analog to digital conversion; anti alias filter; CMOS analog integrated circuits; continuous time; pipeline

Indexed keywords

ANTI-ALIAS FILTERING; ANTI-ALIAS FILTERS; CMOS ANALOG INTEGRATED CIRCUITS; CMOS PROCESSS; CONTINUOUS TIME; DRIVE CIRCUITRY; MEASURED RESULTS; PIPELINE ADCS; PROOF-OF-CONCEPT TESTS; SAMPLE-AND-HOLD; SAMPLING FUNCTIONS; SWITCHED CAPACITOR;

ANALOG CIRCUITS; CAPACITANCE; CAPACITORS; CONTINUOUS TIME SYSTEMS; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; JITTER; LINEAR INTEGRATED CIRCUITS; PIPELINES; TIME VARYING SYSTEMS;

CMOS INTEGRATED CIRCUITS;

EID: 77955150904     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2048137     Document Type: Conference Paper

References (18)

1. H. Baher, Analog and Digital Signal Processing, 2nd ed. New York: Wiley, 2001.
2. D. Robertson, "Selecting mixed-signal components for digital communications systems, partV, aliases, images, and spurs," Analog Dialogue, vol.31-3, 1997.
3. D. W. Cline and P. R. Gray, "A power optimized 13-b 5-Msamples/s pipelined analog-to-digital converter in 1.2 μmCMOS," IEEE J. Solid-State Circuits, vol.31, no.3, pp. 294-303, Mar. 1996.
4. S. Lewis, "Optimising the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.39, no.8, pp. 516-523, Aug. 1992.
5. H. W. Bode, Network Analysis and Feedback Amplifier Design. New York: Van Nostrand, 1945.
6. A. Baschirotto et al., "A 150 Msample/s 20 mW BiCMOS switchedcapacitor biquad using precise gain op amps," in IEEE ISSCC Dig. Tech. Papers, Feb. 1995, pp. 212-213.
7. V. Saari, M. Kaltiokallio, S. Lindfors, J. Ryynanen, and K. A. Halonen, "A 1.2 V 240 MHz CMOS continuous-time low-pass filter for a UWB radio receiver," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 122-591.
8. A. Baschirotto et al., "A 200-Ms/s 10-mW switched-capacitor filter in 0.5-μm CMOS technology," IEEE J. Solid-State Circuits, vol.35, no.8, pp. 1215-1219, Aug. 2000.
9. D. Y. Chang, "Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier," IEEE Trans. Circuits Syst. I, vol.51, no.11, pp. 2123-2132, Nov. 2004.
10. T. Kuyel and F. Tsay, "Optimal analog trim techniques for improving the linearity of pipeline ADCs," in Proc. Int. Test Conf., Oct. 2000, pp. 367-375.
11. D. Kelly et al., "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input," IEEE J. Solid-State Circuits, vol.36, no.12, pp. 1931-1936, Dec. 2001.
12. L. Singer and I. Mehr, "A 55-mW, 10-bit, 40-Msample/s nyquist-rate CMOS ADC," IEEE J. Solid-State Circuits, vol.35, no.3, pp. 318-325, Mar. 2000.
13. R. Bagheri et al., "An 800 MHz to 6 GHz software-defined wireless receiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol.41, no.9, pp. 2860-2876, Dec. 2006.
14. D. Gubbins, B. Lee, P. Hanumolu, and U. Moon, "A continuous-time input pipeline ADC," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2008, pp. 169-172.
15. M. Shinagawa, Y. Akazawa, and T.Wakimoto, "Jitter analysis of highspeed sampling systems," IEEE J. Solid-State Circuits, vol.25, no.1, pp. 220-224, Feb. 1990.
16. A. Karanicolas, H. S. Lee, and K. Bacrania, "A 15-b 1 MSample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol.28, no.12, pp. 1207-1215, Dec. 1993.
17. S. Bardsley et al., "A 100 dB SFDR 80 MSPS 14-bit 0.35 μm BiCMOS pipeline ADC," IEEE J. Solid-State Circuits, vol.41, no.9, pp. 141-143, Sep. 2006.
18. R. Reeder, "AN742 frequency domain response of switched-capacitor ADCs," Analog Devices Application Note. [Online]. Available: http:// www.analog.com