Instruction set extensions for multi-threading in LEON3

Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010

Volumn , Issue , 2010, Pages 237-242

  Danek, M ^a   Kafka, L ^a   Kohout, L ^a   Sykora, J ^a  

^a Pod Vodárenskou v í 4   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE CONTROLLER; INSTRUCTION SET EXTENSION; KEY BLOCK; MULTI-THREADING; REGISTER FILES;

COMPUTER ARCHITECTURE; NANOTECHNOLOGY;

EMBEDDED SYSTEMS;

EID: 77954890747     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DDECS.2010.5491777     Document Type: Conference Paper

References (12)

1. T. Takayanagi, J. L. Shin, B. Petrick, J. Su, and A. S. Leon, "A dual-core 64b ultrasparc microprocessor for dense server applications," in DAC, S. Malik, L. Fix, and A. B. Kahng, Eds. ACM, 2004, pp. 673-677.
2. P. Kongentira, K. Aingaran, and K. Olukotum, "Niagara: a 32-way multithreaded SPARC processor," IEEE Micro, vol. 25, no. 2, pp. 21-29, 2005.
3. K. D. Kissell, "MIPS MT: A multithreaded RISC architecture for embedded real-time processing," in HiPEAC, ser. Lecture Notes in Computer Science, P. Stenström, M. Dubois, M. Katevenis, R. Gupta, and T. Ungerer, Eds., vol. 4917. Springer, 2008, pp. 9-21.
4. J. Gaisler, E. Catovic, and S. Habinc, GRLIB IP Library User's Manual. Gaisler Research, 2007.
5. C. R. Jesshope and B. Luo, "Micro-threading: A new approach to future RISC." in Proceedings of the 5th Australasian Computer Architecture Conference. IEEE Computer Society press, 2000, pp. 34-41.
6. T. Ungerer, B. Robič, and J. Šilc, "A survey of processors with explicit multithreading," ACM Comput. Surv., vol. 35, no. 1, pp. 29-63, 2003.
7. C. Jesshope, "Scalable instruction-level parallelism," in Computer Systems: Architectures, Modeling, and Simulation. Springer Berlin / Heidelberg, 2004, pp. 383-392.
8. C. R. Jesshope, "muTC - an intermediate language for programming chip multiprocessors," in Asia-Pacific Computer Systems Architecture Conference, 2006, pp. 147-160.
9. Arvind and R. S. Nikhil, "Executing a program on the MIT tagged-token dataflow architecture," IEEE Transaction on Computers, vol. 39, no. 6, pp. 300-318, 1990.
10. Sun Microsystems. RAMP retreat August, 2008 update. http://www.opensparc. net/publications/presentations/ramp-retreat-august-2008-update.html.
11. C. R. Jesshope, J.-M. Philippe, and M. van Tol, "An architecture and protocol for the management of resources in ubiquitous and heterogeneous systems based on the svp model of concurrency," in SAMOS, ser. Lecture Notes in Computer Science, M. Berekovic, N. J. Dimopoulos, and S. Wong, Eds., vol. 5114. Springer, 2008, pp. 218-228.
12. The Apple-CORE Consortium. Architecture Paradigms and Programming Languages for Efficient programming of multiple COREs. http://www.apple-core. info.