A dual-core 64b UltraSPARC microprocessor for dense server applications

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 673-677

  Takayanagi, Toshinari ^a   Shin, Jinuk Luke ^a   Petrick, Bruce ^a   Su, Jeffrey ^a   Leon, Ana Sonia ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

Cache; Coupling noise; Deep submicron technology; Dense server; Dual core; L2; Leakage; Multiprocessor; NBTI; Negative Bias Temperature Instability; Throughput computing; UltraSPARC

Indexed keywords

AMPLIFIERS (ELECTRONIC); ATTENUATION; BUFFER STORAGE; INTEGRATED CIRCUIT LAYOUT; MULTIPROCESSING SYSTEMS; NANOTECHNOLOGY; SPURIOUS SIGNAL NOISE; STANDARDS;

COUPLING NOISE; DENSE SERVER; DUAL-CORE; MULTIPROCESSORS; NEGATIVE BIAS TEMPERATURE INSTABILITY; THROUGHPUT COMPUTING; ULTRASPARC;

MICROPROCESSOR CHIPS;

EID: 4444289720     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996750     Document Type: Conference Paper

References (10)

1. M. Horowitz and W. Dally, "How Scaling Will Change Processor Architecture," ISSCC Dig. Tech. Papers, Feb. 2004, pp. 132-133
2. S. Kapil, "Gemini: A Power-efficient Chip Multi-Threaded UltraSPARC Processor," 15th Hot Chips Symposium, Aug. 2003
3. T. Takayanagi et al., "A Dual-Core 64b UltraSPARC Microprocessor for Dense Server Applications," ISSCC Dig. Tech. Papers, Feb. 2004, pp. 58-59
4. Lev, L. A., et al, "A 64b microprocessor with multimedia support," IEEE J. Solid State Circuits, vol. 30, no. 11, Nov. 1995. pp. 1227-1238
5. G. K. Konstadinidis et al., "Implementation of a ThirdGeneration 1.1-GHz 64-bit Microprocessor," IEEE J. Solid State Circuits, vol. 37, no. 11, Nov. 2002
6. E. Anderson, "A 64-Entry 167MHz Fully-Associative TLB for a RISC Microprocessor," ISSCC Dig. Tech. Papers, Feb. 1996. pp. 360-361
7. E. Seevink et al., "Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's," IEEE J. Solid State Circuits, vol. 26, no.4, April 1991, pp. 525-536
8. N. Shibata, "Current Sense Amplifiers for Low-Voltage Memories", IEICE Trans. Electron., vol. E79-C, no. 8, pp. 1120-30, Aug. 1996.
9. V. Reddy et al., "Impact of Negative Bias Temperature Instability of Digital Circuit Reliability," Reliability Physics Symposium, 2002, pp. 248-254
10. N. Kimizuka et al: Symposium of VLSI Technology, (1999) p.73