EXACT: Explicit dynamic-branch prediction with active updates

CF 2010 - Proceedings of the 2010 Computing Frontiers Conference

Volumn , Issue , 2010, Pages 165-176

  Al Otoom, Muawya ^a   Forbes, Elliott ^a   Rotenberg, Eric ^a  

^a North Carolina State University   (United States)

Author keywords

branch prediction; microarchitecture; superscalar processors

Indexed keywords

BRANCH PREDICTION; BRANCH PREDICTORS; CURRENT BRANCH; EXPLICIT DYNAMICS; GLOBAL BRANCH HISTORY; MEMORY ADDRESS; MEMORY HIERARCHY; MICRO ARCHITECTURES; PROGRAM COUNTERS; SUPERSCALAR PROCESSOR;

RETAIL STORES;

FORECASTING;

EID: 77954489393     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1787275.1787321     Document Type: Conference Paper

References (26)

1. I. Burcea, S. Somogyi, A. Moshovos, B. Falsafi. Predictor Virtualization. ASPLOS-XIII, 2008.
2. D. Burger, et al. Evaluating Future Microprocessors: The Simplescalar Toolset. CS-TR-96-1308, Univ. of Wisc., 1996.
3. L. Chen, et al. Dynamic Data Dependence Tracking and its Application to Branch Prediction. HPCA-9, 2003.
4. M. de Alba and D. Kaeli. Path-based Hardware Loop Prediction. CICINDI-4, 2002.
5. F. Gabbay and A. Mendelson. The Effect of Instruction Fetch Bandwidth on Value Prediction. ISCA-25, 1998.
6. H. Gao, et al. Address-Branch Correlation: A Novel Locality for Long-Latency Hard-to-Predict Branches.HPCA-14, 2008.
7. J. Gonzalez, et al. Control-Flow Speculation through Value Prediction for Superscalar Processors. PACT, 1999.
8. T. Heil, Z. Smith, J. E. Smith. Improving Branch Predictors by Correlating on Data Values. MICRO-32, 1999.
9. M. D. Hill, M. R. Marty. Amdahl's Law in the Multicore Era, IEEE Computer, 2008.
10. D. Jiménez. Reconsidering Complex Branch Predictors. HPCA-9, 2003.
11. D. Jiménez, C. Lin. Dynamic Branch Prediction with Perceptrons. HPCA-7, 2001.
12. R. Kumar, et al. Core Architecture Optimization for Heterogeneous Chip Multiprocessors. PACT-15, 2006.
13. G. H. Loh, D. S. Henry. Predicting Conditional Branches With Fusion-Based Hybrid Predictors. PACT-11, 2002.
14. S. McFarling. Combining Branch Predictors. DEC WRL TN-36, 1993.
15. P. Michaud, et al. Trading Conflict and Capacity Aliasing in Conditional Branch Predictors. ISCA-24, 1997.
16. T. Y. Morad, et al. Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors. IEEE CAL, 5(1), 2006.
17. Y. Sazeides, et al. The Significance of Affectors and Affectees Correlations for Branch Prediction. HiPEAC-3, 2008.
18. A. Seznec. The L-TAGE Branch Predictor. JILP, 2007.
19. A. Seznec and A. Fraboulet. Effective Ahead Pipelining of Instruction Block Address Generation, ISCA-30, 2003.
20. A. Seznec, P. Michaud. A case for (partially) TAgged GEometric history length branch prediction. JILP, 2006.
21. T. Sherwood, et al. Automatically Characterizing Large Scale Program Behavior. ASPLOS-X, 2002.
22. A. Sodani and G. Sohi. Dynamic Instruction Reuse. ISCA-24, 1997.
23. M. A. Suleman, et al. Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures. ASPLOS-14, 2009.
24. R. Thomas, et al. Improving Branch Prediction by Dynamic Dataflow-Based Identification of Correlated Branches from a Large Global History. ISCA-30, 2003.
25. T.-Y. Yeh and Y. Patt. Alternative Implementations of Two-Level Adaptive Branch Prediction. ISCA-19, 1992.
26. nd JILP Championship Branch Prediction Competition (CBP-2). http://camino.rutgers.edu/cbp2/