Speculative execution on multi-GPU systems

Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2010

Volumn , Issue , 2010, Pages

  Diamos, Gregory ^a   Yalamanchili, Sudhakar ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL CAPABILITY; DESIGN DECISIONS; EXECUTION MODEL; FUTURE GENERATIONS; HETEROGENEOUS SYSTEMS; MANY-CORE; MICRO ARCHITECTURES; PARALLEL PROGRAMMING MODEL; PARALLELIZATIONS; PERFORMANCE CHARACTERISTICS; PROGRAMMING MODELS; RUNTIMES; SEQUENTIAL PROGRAMMING; SPECULATIVE EXECUTION; TARGET SYSTEMS;

ACCELERATION; COMPUTER ARCHITECTURE; DISTRIBUTED PARAMETER NETWORKS; PARALLEL PROGRAMMING; PROGRAM PROCESSORS;

COMPUTER SYSTEMS PROGRAMMING;

EID: 77954021029     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2010.5470427     Document Type: Conference Paper

References (28)

1. B. Shekhar, K. Tanay, N. Siva, T. Jim, K. Ali, and D. Vivek, "Parameter variations and impact on circuits and microarchitecture," in DAC '03: Proceedings of the 40th conference on Design automation. New York, NY, USA: ACM, 2003, pp. 338-342.
2. D. Kirk, "Nvidia cuda software and gpu parallel computing architecture," in ISMM '07: Proceedings of the 6th international symposium on Memory management. New York, NY, USA: ACM, 2007, pp. 103-104.
3. W. Mark, L. Yuan, S. Sangwon, M. Scott, M. Trevor, C. Chaitali, B. Richard, K. Danny, R. Alastair, W. Mladen, and F. Krisztian, "From soda to scotch: The evolution of a wireless baseband processor," in MICRO '08: Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture. Washington, DC, USA: IEEE Computer Society, 2008, pp. 152-163.
4. A. Elbirt and C. Paar, "An fpga implementation and performance evaluation of the serpent block cipher," in FPGA '00: Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays. New York, NY, USA: ACM, 2000, pp. 33-40.
5. K. H. Randall, "Cilk: Efficient multithreaded computing," Ph.D. dissertation, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, May 1998.
6. L. V. Kale and S. Krishnan, "Charm++: A portable concurrent object oriented system based on c++," Champaign, IL, USA, Tech. Rep., 1993.
7. J. Gummaraju and M. Rosenblum, "Stream Programming on General- Purpose Processors," in MICRO 38: Proceedings of the 38th annual ACM/IEEE international symposium on Microarchitecture, Barcelona, Spain, November 2005.
8. W. Thies, M. Karczmarek, and S. P. Amarasinghe, "Streamit: A language for streaming applications," in CC '02: Proceedings of the 11th International Conference on Compiler Construction. London, UK: SpringerVerlag, 2002, pp. 179-196.
9. AMD, "Ati stream computing - technical overview," One AMD Place, Sunnyvale CA, 94088, Tech. Rep. [Online]. Available: http://developer. amd.com/gpu-assets/Stream-Computing-Overview.pdf
10. NVIDIA, NVIDIA CUDA Compute Unified Device Architecture, 2nd ed., NVIDIA Corporation, Santa Clara, California, October 2008.
11. K. O. W. Group, The OpenCL Specification, December 2008. [Online]. Available: http://www.khronos.Org/registry/cl/specs/opencl-1.0.29.pdf
12. M. D. Linderman, J. D. Collins, H. Wang, and T. H. Meng, "Merge: a programming model for heterogeneous multi-core systems," in ASPLOS XIII: Proceedings of the 13th international conference on Architectural support for programming languages and operating systems. New York, NY, USA: ACM, 2008, pp. 287-296.
13. G. Diamos and S. Yalamanchili, "Harmony: An execution model and runtime for heterogeneous many core systems," in HPDC'08. Boston, Massachusetts, USA: ACM, june 2008.
14. C. Luk, S. Hong, and H. Kim, "Qilin: Exploiting parallelism on heterogeneous multiprocessors with adaptive mapping," in MICRO'09. New York, USA: IEEE, devember 2009.
15. K. Fatahalian, T. J. Knight, M. Houston, M. Erez, D. R. Horn, L. Leem, J. Y. Park, M. Ren, A. Aiken, W. J. Dally, and P. Hanrahan, "Sequoia: Programming the memory hierarchy," in Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, 2006.
16. S. Balakrishnan and G. S. Sohi, "Program demultiplexing: Data-flow based speculative parallelization of methods in sequential programs," SIGARCH Comput. Archit. News, vol.34, no.2, pp. 302-313, 2006.
17. C. Tian, M. Feng, Nagarajan, Vijay, and R. Gupta, "Copy or discard execution model for speculative parallelization on multicores," in MICRO '08: Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture. Washington, DC, USA: IEEE Computer Society, 2008, pp. 330-341.
18. L. Hammond, M. Willey, and K. Olukotun, "Data speculation support for a chip multiprocessor," in ASPLOS-VIII: Proceedings of the eighth international conference on Architectural support for programming languages and operating systems. New York, NY, USA: ACM, 1998, pp. 58-69.
19. NVIDIA, NVIDIA Compute PTX: Parallel Thread Execution, 1st ed., NVIDIA Corporation, Santa Clara, California, October 2008.
20. IMPACT, "The parboil benchmark suite," 2007. [Online]. Available: http://www.crhc.uiuc.edu/IMPACT/parboil.php
21. A. Kerr, G. Diamos, and S. Yalamanchili, "A characterization and analysis of ptx kernels," in IISWC09: IEEE International Symposium on Workload Characterization, Austin, TX, USA, October 2009.
22. M. Pierre, S. Andre, and U. Richard, "Trading conflict and capacity aliasing in conditional branch predictors," in ISCA '97: Proceedings of the 24th annual international symposium on Computer architecture. New York, NY, USA: ACM, 1997, pp. 292-303.
23. V. Volkov and J. W. Demmel, "Benchmarking gpus to tune dense linear algebra," in SC '08: Proceedings of the 2008 ACM/IEEE conference on Supercomputing. Piscataway, NJ, USA: IEEE Press, 2008, pp. 1-11.
24. O. Harrison and J. Waldron, "Practical symmetric key cryptography on modern graphics hardware," in SS'08: Proceedings of the 17th conference on Security symposium. Berkeley, CA, USA: USENIX Association, 2008, pp. 195-209.
25. G. Contreras and M. Martonosi, "Characterizing and improving the performance of the intel threading building blocks runtime system," in International Symposium on Workload Characterization (IISWC 2008), September 2008. [Online]. Available: http://www.gigascale.org/pubs/1350.html
26. M. Cintra, J. F. Martínez, and J. Torrellas, "Architectural support for scalable speculative parallelization in shared-memory multiprocessors," SIGARCH Comput. Archit. News, vol.28, no.2, pp. 13-24, 2000.
27. B. Anasua and F. Manoj, "A general compiler framework for speculative multithreading," in SPaAA '02: Proceedings of the fourteenth annual ACM symposium on Parallel algorithms and architectures. New York, NY, USA: ACM, 2002, pp. 99-108.
28. E. Petit and F. Bodin, "Extracting threads using traces for system on a chip," in 12th International Workshop on Compilers for Parallel Computers (CPC), A Coruna, Spain, January 2006.