Copy or discard execution model for speculative parallelization on multicores

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 330-341

  Tian, Chen ^a   Feng, Min ^a   Nagarajan, Vijay ^a   Gupta, Rajiv ^a  

^a University of California Riverside   (United States)

Author keywords

Copy or discard execution model; Multicores; Speculative parallelization

Indexed keywords

COPY OR DISCARD EXECUTION MODEL; CORE PROCESSORS; DATA COPYING; DATA VALUES; EXECUTION MODEL; MULTI-CORE PROCESSOR; MULTICORES; NOVEL SOLUTIONS; SEQUENTIAL PROGRAMS; SPECULATIVE COMPUTATION; SPECULATIVE PARALLELIZATION; STATE RECOVERY;

SEQUENTIAL SWITCHING;

PARALLEL ALGORITHMS;

EID: 66749164066     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771802     Document Type: Conference Paper

References (25)

1. A. Bhowmik and M. Franklin. A general compiler framework for speculative multithreading. In SPAA, pages 99-108, 2002.
2. M. Bridges, N. Vachharajani, Y. Zhang, T. Jablin, and D. August. Revisiting the sequential programming model for multi-core. In MICRO, pages 69-84, 2007.
3. I. Buck. Stream computing on graphics hardware. PhD thesis, Stanford, CA, USA, 2005.
4. M. Chu, R. Ravindran, and S. Mahlke. Data access partitioning for fine-grain parallelism on multicore architectures. In MICRO, pages 369-380, 2007.
5. M. H. Cintra, J. R Martínez, and J. Torrellas. Architectural support for scalable speculative parallelization in shared-memory multiprocessors. In 1SCA, pages 13-24, 2000.
6. C. Ding, X. Shen, K. Kelsey, C. Tice, R. Huang, and C. Zhang. Software behavior oriented parallelization. In PLDI, pages 223-234, 2007.
7. K. Fan, H. Park, M. Kudlur, and S. A. Mahlke. Modulo scheduling for highly customized datapaths to increase hardware reusability. In CGO, pages 124-133, 2008.
8. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In IEEE 4th Annual Workshop on Workload Characterization, 2001.
9. L. Hammond, M. Willey, and K. Olukotun. Data speculation support for a chip multiprocessor. In ASPLOS, pages 58-69, 1998.
10. http://www.spec.org.
11. U. J. Kapasi, S. Rixner, W. J. Dally, B. Khailany, J. H. Ahn, P. Mattson, and J. D. Owens. Programmable stream processors. Computer, 36(8):54-62, 2003.
12. M. Kudlur and S. Mahlke. Orchestrating the execution of stream programs on multicore platforms. In PLDI, 2008.
13. M. Kulkarni, K. Pingali, G. Ramanarayanan, B. Walter, K. Bala, and L. P. Chew. Optimistic parallelism benefits from data partitioning. In ASPLOS, pages 233-243, 2008.
14. M. Kulkarni, K. Pingali, B. Walter, G. Ramanarayanan, K. Bala, and L. P. Chew. Optimistic parallelism requires abstractions. In PLDI, pages 211-222, 2007.
15. C. Lattner and V. Adve. Llvm: A compilation framework for lifelong program analysis & transformation. In CGO, page 75, 2004.
16. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI, pages 190-200, 2005.
17. P. Marcuello and A. González. Clustered speculative multithreaded processors. In ICS, pages 365-372, 1999.
18. G. Ottoni, R. Rangan, A. Staler, and D. I. August. Automatic thread extraction with decoupled software pipelining. In MICRO, pages 105-118, 2005.
19. E. Raman, G. Ottoni, A. Raman, M. J. Bridges, and D. I. August. Parallel-stage decoupled software pipelining. In CGO, pages 114-123, 2008.
20. J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. A scalable approach to thread-level speculation. In ISCA, pages 1-12, 2000.
21. W. Thies, V. Chandrasekhar, and S. Amarasinghe. A practical approach to exploiting coarse-grained pipeline parallelism in c programs. In MICRO, pages 356-369, 2007.
22. N. Vachharajani, R. Rangan, E. Raman, M. J. Bridges, G. Ottoni, and D. I. August. Speculative decoupled software pipelining. In PACT, pages 49-59, 2007.
23. T. N. Vijaykumar, S. Gopal, J. E. Smith, and G. S. Sohi. Speculative versioning cache. IEEE Trans. Parallel Distrib. Syst., 12(12):1305-1317, 2001.
24. T. N. Vijaykumar and G. S. Sohi. Task selection for a multiscalar processor. In MICRO, pages 81-92, 1998.
25. C. Zilles and G. Sohi. Master/slave speculative parallelization. In MICRO, pages 85-96, 2002.