A prototype pixel readout IC for high count rate X-ray imaging systems in 90 nm CMOS technology

IEEE Transactions on Nuclear Science

Volumn 57, Issue 3 PART 3, 2010, Pages 1664-1674

  Szczygiel, R ^a   Grybos, P ^a   Maj, P ^a  

^a AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Poland)

Author keywords

Hybrid pixel detector; Matching; X ray imaging

Indexed keywords

90 NM TECHNOLOGY; 90NM CMOS; BIAS CONDITIONS; CHARGE SENSITIVE AMPLIFIER; COMPRESSION MODE; FEEDBACK SCHEME; FRONT END ELECTRONICS; FULLY DIFFERENTIAL; HIGH-COUNT RATE; HYBRID PIXEL DETECTORS; MATRIX; METAL LAYER; PIXEL READOUT; PIXEL SIZE; PULSE-SHAPING; STATIC POWER CONSUMPTION; STUD BUMP BONDING; STUD-BUMPS; TIME CONSTANTS; X RAY IMAGING SYSTEM; XRAY IMAGING;

CMOS INTEGRATED CIRCUITS; DC POWER TRANSMISSION; DISCRIMINATORS; PASSIVATION; READOUT SYSTEMS; SEMICONDUCTOR DETECTORS; STUDS (STRUCTURAL MEMBERS); X RAY ANALYSIS; X RAYS;

PIXELS;

EID: 77953692393     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2010.2044664     Document Type: Article

References (24)

1. P. Fischer, A. Helmich, M. Lindner, N. Wermes, and L. Blanquart, "A photon counting pixel chip with energy windowing," IEEE Trans. Nucl. Sci., vol. 47, no. 3, pp. 881-884, Jun. 2000.
2. X. Llopart, M. Campbell, R. Dinapoli, D. S. Segundo, and E. Pernigotti, "Medipix2: A 64-k pixel readout chip with 55-μm square elements working in single photon counting mode," IEEE Trans. Nucl. Sci., vol. 49, no. 5, pp. 2279-2283, Oct. 2002.
3. R. Ballabriga, M. Campbell, E. Heijne, X. Llopart, and R. L. Tlustos, "The Medipix3 prototype, a pixel readout chip working in single photon counting mode with improved spectrometric performance," IEEE Trans. Nucl. Sci., vol. 54, no. 5, pp. 1824-1829, Oct. 2007.
4. Ch. Broennimann et al., "A pixel read-out chip for PILATUS project," Nucl. Instrum. Methods Phys. Res. A, vol.A465, pp. 235-239, 2001.
5. P. Pangaud et al., "First results of XPAD3, a new photon counting chip for x-ray et-scanner with energy discrimination," in Proc. IEEE NSS-MIC2007 Conf. Rec., vol.1, pp. 14-18.
6. L. Rossi, P. Fischer, T. Rohe, and N. Wermes, Pixel Detectors. From Fundamentals to Applications. Berlin, Germany: Springer-Verlag, 2006.
7. C. Enz, F. Krummenacher, and E. Vitoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Analog Integr. Circuits Signal Process., vol.8, pp. 83-114, 1995.
8. M. Manghisoni, L. Ratti, V. Re, V. Speziali, and G. Traversi, "Resolution limits in 130 nm and 90 nm CMOS technologies for analog front-end applications," IEEE Trans. Nucl. Sci, vol. 54, no. 3, pp. 531-537, Jun. 2002.
9. Y. Tsividis, Operation and Modeling of the MOS Transistor. New York: WCB/McGraw-Hill, 1999.
10. F. Krummenacher, "Pixel detectors with local intelligence: An IC designer point of view," Nucl. Instrum. Methods Phys. Res. A, vol.A305, pp. 527-532, 1991.
11. Y. Hu, G. Deptuch, R. Turchetta, and C. Guo, "A low-noise, low-power CMOS SOI readout front-end for silicon detectors leakage current compensation with capability," IEEE Trans. Circuits Syst., vol. 48, no. 8, pp. 1022-1030, 2001.
12. P. J. Hurst, "Exact simulation of feedback circuit parameters," IEEE Trans. Circuits Syst., vol. 38, no. 11, pp. 1382-1389, 1991.
13. W. Sansen and Z. Y. Chang, "Limits on low noise performance of detector readout front ends in CMOS technology," IEEE Trans. Circuits Syst., vol. 37, no. 11, pp. 1375-1382, 1990.
14. H. Traff, "Novel approach to high speed CMOS current comparators," Electron. Lett., vol.32, no.3, 1992, p..
15. R. Dinapoli, "A Radiation Tolerant Pixel Detector System for the ALICE and LHCb Experiments at CERN," Ph.D. dissertation, Univer-site Montpellier II, Montpellier, France, 2004.
16. M. Ingels and M. Steyaert, "Design strategies and decoupling techniques for reducing the effects of electrical interference in mixed-mode IC's," IEEE J. Solid-State Circuits, vol. SC-32, no. 7, pp. 1136-1141, 1997.
17. T. Schmerbeck, "Practical aspects in analog & mixed-mode IC design," Laussanne, Switzerland, EPFL Electronics Laboratories Advanced Engineering Course CMOS & BiCMOS IC Design'99: Practical Aspects in Analog and Mix-Mode ICs, 1999.
18. A. Afzali-Kusha, M. Nagata, N. K. Verghese, and D. J. Allstot, "Substrate noise coupling in SoC design: Modeling, avoidance, and validation," Proc. IEEE, vol.94, pp. 2109-2138, 2006.
19. E. Kraft, "Counting and Integrating Microelectronics Development for Direct Conversion X-ray Imaging (CIX 0.2)," Ph.D. dissertation, Uni-versitat Bonn, Bonn, Germany, 2007.
20. R. Szczygiel, P. Grybos, P. Maj, A. Tsukiyama, K. Matsushita, and T. Taguchi:, "RG64 - High count rate low noise multichannel ASIC with energy window selection and continuous readout mode," IEEE Trans. Nucl. Sci., vol. 56, no. 2, pp. 487-495, Apr. 2009.
21. S. H. Lee and R. P. Gardner, "A new G-M counter dead time model," Appl. Radiat. hot., vol.53, pp. 731-737, 2000.
22. J. W. Muller, "Generalized dead times," Nucl. Instrum. Methods Phys. Res. A, vol.A301, pp. 543-551, 1991.
23. L. Takacs, "On probability problem in the theory of counters," Ann. Math. Stat., vol.24, pp. 1257-1263, 1958.
24. V. Re et al., "CMOS technologies in the 100 nm range for rad-hard front-end electronics in future collider experiments," Nucl. Instrum. Methods Phys. Res. A, vol.A596, pp. 107-112, 2008.