RTOS-aware refinement for TLM2.0-based HW/SW designs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1053-1058

  Becker, Markus ^a   Di Guglielmo, Giuseppe ^b   Fummi, Franco ^b   Mueller, Wolfgang ^a   Pravadelli, Graziano ^b   Xie, Tao ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

^b UNIVERSITY OF VERONA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ECONOMIC AND SOCIAL EFFECTS;

ACCURATE MODELING; COMPLEX PLATFORM; DESIGN DECISIONS; HW/SW PARTITIONING; REAL-TIME PROPERTIES; REFINEMENT PROCESS; TIMING ANALYSIS; TIMING PERFORMANCE;

DESIGN;

EID: 77953117247     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5456965     Document Type: Conference Paper

References (37)

1. D. D. Gajski and N. Dutt. High-Level Synthesis - Introduction to Chip and System Design. Kluwer Academic Publishers, Dordrecht, 1992.
2. S. Abdi, G. Schirner, I. Viskic, H. Cho, Y. Hwang, L. Yu, and D. Gajski. Hardware-dependent software synthesis for many-core embedded systems. In Proc. of IEEE ASP-DAC, pp. 304-310. IEEE Press, Piscataway, NJ, USA, 2009.
3. A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, and A. Hoffmann. A universal technique for fast and flexible instruction-set architecture simulation. In Proc. of ACM/IEEE DAC, pp. 22-27. 2002.
4. F. Fummi, G. Perbellini, M. Loghi, and M. Poncino. ISS-centric modular HW/SW co-simulation. In Proc. of ACM GLSVLSI, pp. 31-36. 2006.
5. J. Schnerr, O. Bringmann, and W. Rosenstiel. Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs. In Proc. of ACM/IEEE DATE, pp. 792-797. 2005.
6. F. Bellard. QEMU, a fast and portable dynamic translator. In Proc. of the USENIX Annual Technical Conference, pp. 41-46. 2005.
7. H. Posadas, F. Herrera, P. Sánchez, E. Villar, and F. Blasco. System-Level Performance Analysis in SystemC. In Proc. of ACM/IEEE Date, p. 10378. 2004.
8. M. Bacivarov, S. Yoo, and A. A. Jerraya. Timed HW-SW cosimulation using native execution of OS and application SW. In Proc. of IEEE HLDVT, p. 51. 2002.
9. D. Drótos. μCSim: Software Simulator for Microcontrollers. http://mazsola.iit.uni-miskolc.hu/~drdani/embedded/s51/.
10. Y. Hwang, S. Abdi, and D. Gajski. Cycle-approximate retargetable performance estimation at the transaction level. In Proc. of ACM/IEEE DATE, pp. 3-8. 2008.
11. Y. Nakamura, K. Hosokawa, I. Kuroda, K. Yoshikawa, and T. Yoshimura. A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication. In Proc. of ACM/IEEE DAC, pp. 299-304. 2004.
12. J. Buck, S. Ha, E. Lee, and D. Messerschmitt. Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems. International Journal in Computer Simulation, vol. 4(2):pp. 155-182, 1994.
13. F. Balarin,M. Chiodo, P.Giusto, H.Hsieh, A.Jurecska, L.Lavagno, C.Passerone, A.Sangiovanni-Vincentelli, E.Sentovich, K.Suzuki, and B.Tabbara. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic Press, 1997.
14. D. Desmet, D. Verkest, and H. D. Man. Operating system based software generation for systems-on-chip. In Proc. of ACM/IEEE DAC, pp. 396-401. 2000.
15. S. Honda, T. Wakabayashi, H. Tomiyama, and H. Takada. RTOS-centric hardware/software cosimulator for embedded system design. In Proc. of IEEE CODES+ISSS, pp. 158-163. 2004.
16. A. A. Jerraya and W.Wolf. Hardware/Software Interface Codesing for Embedded Systems. IEEE Computers, vol. 38(2):pp. 63-69, 2005.
17. Z. Xiong, M. Zhang, S. Li, S. Liu, and Y. Chao. Virtual embedded operating system for hardware/software co-design. In Proc. of IEEE ASICON, pp. 939-943. 2005.
18. P. Coste, F. Hessel, P. L. Marrec, Z. Sugar, M. Romdhani, R. Suescun, N. Zergainoh, and A. Jerraya. Multilanguage Design of Heterogeneous Systems. In Proc. of IEEE CODES, pp. 54-58. 1999.
19. C. Valderrama, F. Nacabal, P. Paulin, and A. Jerraya. Automatic VHDL-C Interface Generation for Distributed Co-Simulation: Application to Large Design Examples. Design Automation for Embedded Systems, vol. 3(2/3):pp. 199-217, 1998.
20. D. Harel, H. Lachover, A. Naamad, A. Pnueli, M. Politi, R. Sherman, A. Shtull-Trauring, and M. Trakhtenbrot. STATEMATE: A working environment for the development of complex reactive systems. IEEE Trans. on Software Engineering, vol. 16(4):pp. 403-414, 1990.
21. D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Press, 2000.
22. J. Aynsley and D. Long. SystemC Language ReferenceManual. Open SystemC Initiative, 2005.
23. H. Posadas, D. Quijano, J. Castillo, V. Fernndez, E. Villar, and M.Martnez. Behavioral Modeling for Embedded Systems and Technologies: Applications for Design and Implementation, chap. SystemC Platform Modeling for Behavioral Simulation and Performance Estimation of Embedded Systems. IGI Global, 2009.
24. D. Edenfeld, A. B. Kahng, M. Rodgers, and Y. Zorian. 2003 Technology Roadmap for Semiconductors. IEEE Computer, vol. 37(1):pp. 47-56, 2004.
25. L. Gauthier, S. Yoo, and A. A. Jerraya. Automatic Generation and Targeting of Application-Specific Operating Systems and Embedded Systems Software. IEEE Trans. on CAD, vol. 20(11):pp. 1239-1301, 2001.
26. F. Herrera, H. Posadas, P. Sanchez, and E. Villar. Systematic Embedded Software Generation from SystemC. In Proc. of ACM/IEEE DATE, pp. 10142-10147. 2003.
27. H. Yu, R. Domer, and D. Gajski. Embedded Software Generation from System Level Design Languages. In Proc. of IEEE ASP-DAC, pp. 463-4468. 2004.
28. J. Chevalier, M. de Nanclas, L. Filion, O. Benny, M. Rondonneau, G. Bois, and E. M. Aboulhamid. A SystemC Refinement Methodology for Embedded Software. IEEE Design and Test of Computers, vol. 23(2):pp. 148-158, 2006.
29. P. Destro, F. Fummi, and G. Pravadelli. A Smooth Refinement Flow for Co-designing HW and SW Threads. In Proc. of ACM/IEEE DATE, pp. 105-110. 2007.
30. A. Bouchhima, P. Gerin, and F. Pétrot. Automatic instrumentation of embedded software for high level hardware/software co-simulation. In Proc. of IEEE ASP-DAC, pp. 546-551. IEEE Press, Piscataway, NJ, USA, 2009.
31. Z. Wang and A. Herkersdorf. An Efficient Approach for System-Level Timing Simulation of Compiler-Optimized Embedded Software. In Proc of ACM/IEEE DAC. San Francisco, USA, 2009.
32. P. Hastono, S. Klaus, and S. A. Huss. An Integrated SystemC Framework for Real-Time Scheduling Assessments In System Level. In Proc. of IEEE RTSS. Lisbon, Portugal, 2004.
33. H. Posadas, J. A. Adamez, E. Villar, F. Blasco, and F. Escuder. RTOS modeling in SystemC for Real-Time Embedded SW Simulation: A POSIX Model. Design Automation for Embedded Systems, vol. 10(4):pp. 209-227, 2007.
34. A. Gerstlauer, H. Yu, and D. Gajski. RTOS Modeling for System Level Design. In Proc. of ACM/IEEE DATE. 2003.
35. H. Zabel,W. Müller, and A. Gerstlauer. Accurate RTOS Modelling and Analysis with SystemC. In W. Ecker, W. Mueller, R. Doemer (eds.) "Hardware Dependent Software - Principles and Practice". Springer-Verlag, 2009.
36. H. Zabel and W. Müller. Increased Accuracy through Noise Injection in Abstract RTOS Simulation. In Proc. of ACM/IEEE DATE. IEEE Computer Society, Washington, DC, USA, 2009.
37. N. Bombieri, F. Fummi, G. Pravadelli, and S. Vinco. Correct-by- Construction Generation of Device Drivers based on RTL Testbenches. In Proc. of ACM/IEEE DATE, pp. 1500-1505. 2009.