A single layer architecture to FPGA implementation of BP artificial neural network

CAR 2010 - 2010 2nd International Asia Conference on Informatics in Control, Automation and Robotics

Volumn 2, Issue , 2010, Pages 258-264

  Liu, Shoushan ^a   Chen, Yan ^a   Xu, Wenshang ^a   Zhang, Tongjun ^a  

^a SHANDONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (China)

Author keywords

Architecture; FPGA; Hardware implementation; Neural network

Indexed keywords

ARTIFICIAL NEURAL NETWORK; BACK-PROPAGATION ARTIFICIAL NEURAL NETWORK; BP ARTIFICIAL NEURAL NETWORK; CARBON FIBRES; DEFECTS CLASSIFICATION; FPGA; FPGA IMPLEMENTATIONS; FPGA-HARDWARE IMPLEMENTATION; HARDWARE IMPLEMENTATION; HARDWARE IMPLEMENTATIONS; NON-DESTRUCTION; SINGLE LAYER;

BACKPROPAGATION; CARBON FIBERS; HARDWARE; INFORMATION SCIENCE; PLASTICS; ROBOTICS; ULTRASONIC TESTING;

NEURAL NETWORKS;

EID: 77953052752     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CAR.2010.5456553     Document Type: Conference Paper

References (22)

1. S. Himavathi, D. Anitha, and A. Muthuramalingam, "Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization," IEEE Transactions on neural networks, Vol. 18, NO.3, May 2007, pp: 880-888.
2. B. Noory and V. Groza, "A reconfigurable approach to hardware implementation of neural networks," Canadian Conference on Electrical and Computer Engineering, vol.3, 2003, pp: 1861-1864.
3. J. G. Eldredge and B. L. Hutchings, "Density enhancement ofa neural network using fpgas and run-time reconfiguration," IEEE Workshop on FPGAs for CustomComputing Machines, April 1994, pp. 180 -188.
4. Y. J. Chen and D. Plessis, "Neural network implementation on a FPGA," in Proc. IEEE Africon Conf., 2002, vol. 1, pp. 337-342.
5. M. Marchesi, G. Orlandi, F. Piazza, and A. Uncini, "Fast neural networks without multipliers," IEEE Trans. Neural Netw., vol. 4, no. 1, Jan. 1993, pp.53-62.
6. J. Zhu, G. J. Milne, and B. K. Gunther, "Towards an FPGA based reconfigurable computing environment for neural network implementations," Inst. Elect. Eng. Proc. Artif. Neural Netw., vol. 2, no. 470,Sep. 1999,pp. 661-666.
7. R. H. Turner and R. F. Woods, "Highly efficient limited range multipliers for LUT-based FPGA architectures," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 10, Oct. 2004, pp. 1113-1117.
8. M. Cristea and A. Dinu, "A new neural network approach to induction motor speed control," in Proc. IEEE Power Electron. Specialist Conf., 2001, vol. 2, pp. 784-788.
9. X. Yu and D. Deut, "Implementing neural networks in FPGA," in Proc. Hardware Implemen. Neural Netw. Fuzzy Logic Inst. Elect. Eng. Colloq., Mar. 9, 1994, pp. 1-5.
10. Y. Taright and M. Hubin, "FPGA implementation of a multilayer preceptron neural network using VHDL," Proc. Int. Conf. Signal Process. (ICSP), vol. 2, 1998, pp. 1306-1310.
11. M. M. Syiam, H. M. Klash, I. I. Mahmoud, and S. S. Haggag, "Hardware implementation of neural network on FPGA for accidents diagnosis of the multi-purpose reactor of Egypt," in Proc. 15th Int. Conf. Microelectron. (ICM), Dec. 2003, pp. 326-329.
12. J.G.Elredge and B.L. Hutchings, "RRANN: A Hardware Implementation of the Backpropagation Algorithm Using Reconfigurable FPGAs", Proc. IEEE Int. Conf. on Neural Networks", June 1994.
13. C.E. Cox, W.E. Blanz, "GANGLION- A Fast Field- Programmable Gate Array Implementation of a Connectionist Classifier", Journal of Solid State Circuits, 1992, 27 (3): 288-299.
14. V. Jean, B. Patrice, R. Didier, S. Mark, T. Hervé, B. Philippe. "Programmable Active Memories: Reconfigurable Systems Come of Age", IEEE Transactions on VLSI Systems, 1996, 4(1): 56-69.
15. Z Haiyan, L Xin, Hardware implementation of multilayer feed forward network with intelligent neuron, Journal of Harbin Engineering University, 2006, 27: 40-45.
16. C. Huang, F. Vahid, "Dynamic coprocessor management for FPGA-enhanced compute platforms", Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, ACM, 2008, Pages 71-78
17. Scott Hauck, Andre Dehon, " Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation", San Fransisco, CA: Morgan Kaufmann, November 02,2007.
18. L. Shoushan, "A study on reconfigurable architecture of ultrasonic signal processing system", Ph. D Thesis, Zhejiang University, 2007.
19. Y. Keji, Study on denoising techniques for ultrasonic signals in wavelet domain based on neural networks, Journal of Zhejiang University (Engineering Science), 2005,39 (6): 775-779.
20. K. M. Hornick, M. Stinchcombe, and H. white, "Multilayer feedforward neural networks are universal approximators," Neural Netw., vol. 2, no. 5, pp. 141-154, 1985.
21. K K Parhi. VLSI Digital Signal Processing Systems: Design and Implementation, Beijing: China machine press, 2004.
22. L. Jizhong A study on Nondestructive Evaluation of CFRP Porosity and the Development of the System, Ph. D Thesis, Zhejiang University, 2005.