Real-time variance based template matching spike sorting system

2007 IEEE/NIH Life Science Systems and Applications Workshop, LISA

Volumn , Issue , 2007, Pages 104-107

  Haas, Alfred M ^a   Cohen, Marc H ^a   Abshire, Pamela A ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTROPHYSIOLOGY;

ACTION POTENTIALS; MEASURED RESULTS; NEURAL PROSTHETIC; POWER EFFICIENCY; ROBUST CLASSIFICATION; ULTRA-LOW-POWER CMOS; VARIANCE ESTIMATION; VARIANCE ESTIMATORS;

TEMPLATE MATCHING;

EID: 50849103331     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LSSA.2007.4400895     Document Type: Conference Paper

References (17)

1. htt://www.fcc.gov./oet/info/documents/bulletins/#56
2. htt://www.ninds.nih.gov/funding/research/npp/index.htm
3. J. Carmena, M. Lebedev, R. Crist, J. O'Doherry, D. Santucci, D. Dimitrov, P. Patil, C. Henriquez, and M. Nicolelis, Learning to control a brain-machine interface for reaching and grasping by primates, PLoS Biology, vol. 1, no. 2, pp. 193-208, Nov. 2003.
4. G. Santhanam, M. Linderman, V. Gilja, A. Afshar, T. Meng, K. Shenoy, HermesB: A Continuous Neural Recording System for Freely Behaving Primates, TBME preprint.
5. J. Mavoori, A. Jackson, C. Diorio, E. Fetz, An autonomous implantahle computer for neural recording and stimulation in unrestrained primates, J. Neurosci. Methods, vol. 148, pp. 71-77, 2005.
6. Sodagar, A.M., Wise, K.D., and Najafi, K.N., A Fully Integrated Mixed-Signal Neural Processor for Implantable Multichannel Cortical Recording, IEEE TBME, Vol. 54, No. 6, June 2007, pp. 1075-1088.
7. Harrison, R.R., et al., A Low-Power Integrated Circuit for a Wireless 100-EIectrode Neural Recording System, IEEE JSSC, Vol. 42, No. 1, Jan. 2007, pp. 123-133.
8. Kyung H. Kim and Sung J. Kim, Neural Spike Sorting Under Nearly 0-dB Signal-to-Noise Ratio Using Nonlinear Energy Operator and Artificial Neural-Network Classifier, IEEE Transactions on Biomedical Engineering, Vol. 47, No. 10, Oetober 2000.
9. Christy L. Rogers, John G. Harris, Jose C. Principe, Justin C. Sanchez, An Analog VLSI Implementation of A Multi-Scale Spike Detection Algorithm for Extracellular Neural Recordings, Proceedings of the 2d International ieee EMBS Conference on Neural Engineering, Arlington, VA, March 16-19, 2005.
10. X. Yang and S.A. Shamma, A totally automated system for the detection and classification of neural spikes, IEEE Trans. Biomed. Eng., vol. 35, Oet. 1988, pp. 806-816.
11. I.N. Bankman, K.O. Johnson, W. Schneider, Optimal detection, classification, and superposition resolution in neural waveform recordings, IEEE Trans. Biomed. Eng. 40/8, 1993, 836-841.
12. B.C. Wheeler and W.J. Heetderks, A comparison of techniques for classification of multiple neural signals, IEEE Trans. Biomed. Eng., vol. BME-29, pp. 752-759, Dec. 1982.
13. Cho, H., Corina, D., Brinkley, J.F., Ojemann, G.A., Shapiro, L.G., A New Template Matching Method using Variance Estimation for Spike Sorting, IEEE EMBS 2d Int'l. Conf. on Neural Engineering, March, 2005, pp. 225-228.
14. Reid R. Harrison, A Low-Power Integrated Circuit for Adaptive Detection of Action Potentials in Noisy Signals, Proceedings of the 25th Annual International Conference of the Ieee EMBS, Cancun, Mexico, Sept. 17-21, 2003, 3325-28.
15. Zachary S. Zumsteg, Caleb Kemere, Stephen O'Driscoll, Gopal Santhanarn, Rizwan E. Ahmed, Krishna V. Shenoy, Teresa H. Meng, Power Feasibility of Implantable Digital Spike Sorting Circuits for Neural Prosthetic Systems, IEEE Transactions on Neural Systems and Rehabilitation Engineering, Vol. 13, No. 3, Sept. 2005.
16. Sakrnann, B., Neher, E., Single-Channel Recording, 2d ed., Plenum Press, 1995.
17. Reid R. Harrison, A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applications, JSSC, Vol. 38, No. 6, June 2003, pp. 958-965.