Area-power efficient VLSI implementation of multichannel DWT for data compression in implantable neuroprosthetics

IEEE Transactions on Biomedical Circuits and Systems

Volumn 1, Issue 2, 2007, Pages 128-135

  Kamboh, Awais M ^a   Raetz, Matthew ^a   Oweiss, Karim G ^a   Mason, Andrew ^a  

^a Michigan State University   (United States)

Author keywords

Brain machine interface (BMI); Integer lifting wavelet transform; Neural signal compression; VLSI design

Indexed keywords

BRAIN; DATA COMPRESSION; DATA TRANSFER; DISCRETE WAVELET TRANSFORMS; FREQUENCY DOMAIN ANALYSIS; MICROELECTRODES; TIME DOMAIN ANALYSIS; USER INTERFACES;

BRAIN-MACHINE INTERFACE; INTEGER LIFTING WAVELET TRANSFORM; NEURAL SIGNAL COMPRESSION; NEUROPROSTHETICS;

VLSI CIRCUITS;

EID: 36349027479     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2007.907557     Document Type: Article

References (13)

1. M. Nicolelis, "Actions from thoughts," Nature, vol. 409, 2001, pp. 403-107.
2. K. Oweiss, A. Mason, Y. Suhail, A. M. Kamboh, and K. Thomson, "A scalable wavelet transform VLSI architecture for real-time signal processing in multichannel cortical implants," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 54, no. 6, pp. 1266-1278, Jun. 2007.
3. S. Mallat, A Wavelet Tour of Signal Processing. New York: Academic, 1998.
4. K. G. Oweiss, "A systems approach for data compression and latency reduction in cortically controlled brain machine interfaces," IEEE Trans. Biomed. Eng., vol. 53, no. 7, pp. 1364-1377, Jul. 2006.
5. H. Liao, M. K. Mandal, and B. F. Cockburn, "Efficient architectures for 1-D and 2-D lifting-based wavelet transforms," IEEE Trans. Signal Process., vol. 52, no. 5, pp. 1315-1326, May 2004.
6. C. T. Huang, P. C. Tseng, and L. G. Chen, "VLSI architecture for forward discrete wavelet transform based on B-spline factorization," J. VLSI Signal Process., pp. 343-353, 2005.
7. A. M. Kamboh, A. Mason, and K. G. Oweiss, "Comparison of lifting and B-spline DWT implementations for implantable neuroprosthetics," J. VLSI Signal Process. Syst., to be published.
8. A. Shams, T. K. Darwish, and M. A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 1, pp. 20-29, Feb. 2002.
9. Z. Huang, "High-level optimization techniques for low-power multiplier design," Ph.D. dissertation, Comp. Sci. Dept., Univ. California, Los Angeles, 2003.
10. B.-D. Yang and L.-S. Kim, "A low power SRAM using hierarchical bit line and local sense amplifiers," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1366-1376, Jun. 2005.
11. A. M. Kamboh, M. Raetz, A. Mason, and K. Oweiss, "Area-power efficient lifting-based DWT hardware for implantable neuroprosthetics," in Proc. IEEE Int. Symp. Circuits Syst., 2007, pp. 2371-2374.
12. K. G. Oweiss, Y. Sohail, K. Thomson, J. Li, and A. Mason, "Augmenting real-time DSP in implantable high-density neuroprosthetics devices," in Proc. IEEE/EMBS Special Topic Conf. Microtechnol. Med. Biol., 2005, pp. 108-111.
13. C. E. Shannon, "A mathematical theory of communication," Bell Syst. Tech. J., vol. 27, pp. 379-423, 1948.