Integrating and optimizing transactional memory in a data mining Middleware

16th International Conference on High Performance Computing, HiPC 2009 - Proceedings

Volumn , Issue , 2009, Pages 215-224

  Ravi, Vignesh T ^a   Agrawal, Gagan ^a  

^a The Ohio State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPREHENSIVE PERFORMANCE EVALUATION; CONCURRENT THREADS; CURRENT TRENDS; DATA MINING APPLICATIONS; DATA SETS; LOCKING SCHEMES; MEMORY OVERHEADS; MULTICORE ARCHITECTURES; PARALLEL DATA MINING; PROGRAMMABILITY; SHARED MEMORY MACHINES; SOFTWARE TRANSACTIONAL MEMORY; STM TECHNIQUE; TRANSACTIONAL MEMORY;

MIDDLEWARE; OPTIMIZATION; SOFTWARE ARCHITECTURE; STORAGE ALLOCATION (COMPUTER);

DATA MINING;

EID: 77952141221     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HIPC.2009.5433206     Document Type: Conference Paper

References (33)

1. C. S. Ananian, K. Asanovic, B. C. Kuszmaul, C. E. Leiserson, and S. Lie. Unbounded transactional memory. In Proceedings of the Eleventh International Symposium on High-Performance Computer Architecture, pages 316-327. Feb 2005.
2. R. E. Bryant. Data-Intensive Supercomputing: The Case for DISC. Technical Report CMU-CS-07-128, School of Computer Science, Carnegie Mellon University, 2007.
3. C. Cao Minh, M. Trautmann, J. Chung, A. McDonald, N. Bronson, J. Casper, C. Kozyrakis, and K. Olukotun. An effective hybrid transactional memory system with strong isolation guarantees. In Proceedings of the 34th Annual International Symposium on Computer Architecture. Jun 2007.
4. M. Chu, C. J. Hughes, P. Kundu, and A. Nguyen. Hybrid transactional memory. In Proceedings of the 20th Intl. Symposium on PPoPP, 2006.
5. L. Dalessandro, V. J. Marathe, M. F. Spear, and M. L. Scott. Capabilities and limitations of library-based software transactional memory in c++. In Proceedings of the 2nd ACM SIGPLAN Workshop on Transactional Computing. Portland, OR, Aug 2007.
6. J. Dean and S. Ghemawat. Mapreduce: Simplified data processing on large clusters. In OSDI, pages 137-150, 2004.
7. A. Dempster, N. Laird, and D. Rubin. Maximum Likelihood Estimation from Incomplete Data via the EM Algorithm. Journal of the Royal Statistical Society, 39(1):1-38, 1977.
8. D. Dice, O. Shalev, and N. Shavit. Transactional locking ii. In Proc. of the 20th Intl. Symp. on Distributed Computing, 2006.
9. D. Dice and N. Shavit. What really makes transactions faster? In Proceedings of the First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing. Jun 2006.
10. D. Dice and N. Shavit. Understanding tradeoffs in software transactional memory. In Proceedings of the Intl. Symposium on Code Generation and Optimization (CGO), 2007.
11. P. Dubey. Teraflops for the masses:killer apps for tomorrow. In Workshop on Edge Computing Using New Commodity Architectures, UNC 23 May 2006, 2006.
12. R. Ennals. Software transactional memory should not be obstruction-free. Technical Report IRC-TR-06-052, Intel Research Cambridge Tech Report, Jan 2006.
13. L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional memory coherence and consistency. In Proceedings of the 31st Annual International Symposium on Computer Architecture, page 102. IEEE Computer Society, Jun 2004.
14. T. Harris and K. Fraser. Language support for lightweight transactions. In Object-Oriented Programming, Systems, Languages, and Applications, pages 388-402. Oct 2003.
15. M. Herlihy, J. Eliot, and B. Moss. Transactional memory: architectural support for lock-free data structures. In in Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 289-300, 1993.
16. A. K. Jain and R. C. Dubes. Algorithms for Clustering Data. Prentice Hall, 1988.
17. R. Jin and G. Agrawal. A middleware for developing parallel data mining implementations. In Proceedings of the first SIAM conference on Data Mining, Apr. 2001.
18. R. Jin and G. Agrawal. Shared Memory Parallelization of Data Mining Algorithms: Techniques, Programming Interface, and Performance. In Proceedings of the second SIAM conference on Data Mining, Apr. 2002.
19. R. Jin and G. Agrawal. Shared Memory Parallelization of Data Mining Algorithms: Techniques, Programming Interface, and Performance. IEEE Transactions on Knowledge and Data Engineering (TKDE), 2005.
20. V. J. Marathe, W. N. S. III, and M. L. Scott. Adaptive software transactional memory. In Proc. of the 19th Intl. Symp. on Distributed Computing, pages 354-368, 2005.
21. V. J. Marathe and M. L. Scott. A qualitative survey of modern software transactional memory systems. Technical Report TR 839, University of Rochester Computer Science Dept., Jun 2004.
22. V. J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat, W. N. Scherer III, and M. L. Scott. Lowering the overhead of software transactional memory. Technical Report TR 893, Computer Science Department, University of Rochester, Mar 2006.
23. M. Moir. Hybridtm: Integrating hardware and software transactional memory. Technical Report Archivist 2004-0661, Sun Microsystems Research, August 2004.
24. K. E. Moore, J. Bobba, M. J. Moravan, M. D. Hill, and D. A. Wood. Logtm: Log-based transactional memory. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture, pages 254-265. Feb 2006.
25. X. Qiu, G. Fox, H. Yuan, S.-H. Bae, G. Chrysanthakopoulos, and H. Nielsen. Parallel datamining on multicore clusters. In Seventh International Conference on Grid and Cooperative Computing, 2008. GCC '08, pages 41-49, 2008.
26. R. Rajwar, M. Herlihy, and K. Lai. Virtualizing transactional memory. In Proceedings of the 32nd Annual International Symposium on Computer Architecture, pages 494-505. IEEE Computer Society, Jun 2005.
27. C. Ranger, R. Raghuraman, A. Penmetsa, G. Bradski, and C. Kozyrakis. Evaluating mapreduce for multi-core and multiprocessor systems. In Proceedings of International Symposium on High Performance Computer Architecture, 2007, pages 13-24, 2007.
28. V. T. Ravi and G. Agrawal. Performance Issues in Parallelizing Data-Intensive Applications on a Multi-core Cluster. In In proceedings of Conference on Clustering Computing and Grids (CCGRID), 2009.
29. B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. Cao Minh, and B. Hertzberg. Mcrt-stm: a high performance software transactional memory system for a multi-core runtime. In Proc. 11th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming (PPoPP '06), pages 187-197. Mar 2006.
30. M. L. Scott, M. F. Spear, L. Dalessandro, and V. J. Marathe. Delaunay triangulation with transactions and barriers. In PROC of the 2007 IEEE INTL Symposium on Workload Characterization. Boston, MA, Sep 2007.
31. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan. Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Graph., 27(3):1-15, August 2008.
32. N. Shavit and D. Touitou. Software transactional memory. In Symposium on Principles of Distributed Computing, pages 204-213, 1995.
33. A. Shriraman, M. F. Spear, H. Hossain, V. Marathe, S. Dwarkadas, and M. L. Scott. An integrated hardware-software approach to flexible transactional memory. In Proceedings of the 34rd Annual International Symposium on Computer Architecture. Jun 2007.