Experimental realization of a reconfigurable three input, one output logic function based on a chaotic circuit

International Journal of Bifurcation and Chaos

Volumn 20, Issue 3, 2010, Pages 715-726

  Pourshaghaghi, Hamid Reza ^a,b   Ahmadi, Reza ^a   Jahed Motlagh, Mohammad Reza ^a   Kia, Behnam ^c  

^a IRAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Iran)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^c J Crayton Pruitt Family Department of Biomedical Engineering   (United States)

Author keywords

Chaos computing; Chaotic circuit; Reconfigurable logic block; Robustness

Indexed keywords

CHAOS THEORY; COMPUTATION THEORY; FORMAL LOGIC; LOGIC CIRCUITS; RECONFIGURABLE HARDWARE; ROBUSTNESS (CONTROL SYSTEMS); TABLE LOOKUP; TIMING CIRCUITS;

CHAOTIC CIRCUITS; COMPUTING THEORY; EXPERIMENTAL REALIZATIONS; HIGHER ORDER LOGIC; INSTRUCTION SET; LOGIC FUNCTIONS; RECONFIGURABLE; RECONFIGURABLE LOGIC BLOCKS;

COMPUTER CIRCUITS;

EID: 77951919937     PISSN: 02181274     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218127410026009     Document Type: Conference Paper

References (15)

1. Cafagna, D. & Grassi, G. [2006] "Chaos-based SR flipflop via Chuas circuit," Int. J. Bifurcation and Chaos 16, 1521-1526.
2. Grassberger, P. [1981] "On the Hausdorff dimension of fractal attractors," J. Stat. Phys. 26, 173-179.
3. Hodges, J. L. & Lehmann, E. L. [1970] Basic Concepts of Probability and Statistics (Holden-Day, San Francisco).
4. Jahed-Motlagh,M. R., Kia, B., Ditto, W. L. & Sinha, S. [2007] "Fault tolerance and detection in chaotic computers," Int. J. Bifurcation and Chaos 17, 1-14.
5. Juncu, V. D., Rafiei-Naeini,M. & Dudek, P. [2006] "Integrated circuit implementation of a compact discretetime chaos generator," Anal. Integr. Circ. S. 46, 275-280.
6. Munakara, T., Sinha, S. & Ditto, W. L. [2002] "Chaos computing: Implementation of fundamental logical gates by chaotic elements," IEEE Trans. Circuits Syst. 49, 1629-1633. (Pubitemid 35432086)
7. Murali, K., Sinha, S. & Ditto, W. L. [2003a] "Realization of the fundamental NOR gate using a chaotic circuit," Phys. Rev. E 68, 016205, 1-5.
8. Murali, K., Sinha, S. & Ditto, W. L. [2003b] "Implementation of NOR gate by a chaotic Chuas circuit," Int. J. Bifurcation and Chaos 13, 2669-2672.
9. Murali, K., Sinha, S. & Ditto, W. L. [2005] "Construction of a reconfigurable dynamic logic cell," Pramana- J. Phys. 64, 433-441.
10. Pourshaghaghi, H. R., Kia, B., Ditto, W. L. & Jahed-Motlagh, M. R. [2009] "Reconfigurable logic blocks based on a chaotic Chua circuit," Chaos Solit. Fract. 41, 233-244.
11. Sinha, S. & Ditto, W. L. [1998a] "Computing with distributed computation," Phys. Rev. Lett. 81, 2156-2159.
12. Sinha, S. & Ditto, W. L. [1998] "Dynamics based computation," Phys. Rev. Lett. 81, 2156-2159.
13. Sinha, S. & Ditto, W. L. [1999] "Computing with distributed chaos," Phys. Rev. E 60, 363-377.
14. Sinha, S., Munakata, T. & Ditto, W. L. [2002a] "Flexible parallel implementation of logic gates using chaotic elements," Phys. Rev. E 65, 036216[1-9].
15. Sinha, S., Munakata, T. & Ditto, W. L. [2002b] "Parallel computing with extended dynamical systems," Phys. Rev. E 65, 036214[1-7].