A greedy heuristic for locating crossovers in conveyor-based AMHS in wafer fabs

Proceedings - Winter Simulation Conference

Volumn , Issue , 2009, Pages 1667-1676

  Johnson, Andrew ^a   Carlo, Hector J ^b   Jimenez, Jesus A ^c   Nazzal, Dima ^d   Lasrado, Vernet ^d  

^a Texas AandM University   (United States)

^b UNIVERSITY OF PUERTO RICO   (Puerto Rico)

^c Texas State University   (United States)

^d University of Central Florida   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL MODEL; AUTOMATED MATERIAL HANDLING SYSTEMS; DELIVERY TIME; GREEDY HEURISTICS; IN-PROCESS; NUMERICAL RESULTS; OPTIMAL LAYOUT; SEMATECH; SEMI-CONDUCTOR WAFER; WAFER-FABS;

CONVEYORS; NUMERICAL ANALYSIS; SEMICONDUCTOR DEVICE MANUFACTURE; SILICON WAFERS;

MATERIALS HANDLING;

EID: 77951594690     PISSN: 08917736     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WSC.2009.5429177     Document Type: Conference Paper

References (12)

1. Agrawal, G.K., and S.S. Heragu. 2006. A survey of automated material handling systems in 300-mm Semiconductor Fabs. IEEE Transactions on Semiconductor Manufacturing 19:112-120. (Pubitemid 43269771)
2. Bass, E. and R. Wright. 2008. Modeling semiconductor factories for equipment and cycle time reduction opportunities, Future Fab International 24:50-55.
3. Bozer, Y.A., and Y-J. Hsieh. 2005. Throughput performance analysis and machine layout for discrete-space closed-loop conveyors. IIE Transactions 37:77-89.
4. Marshall, L., K. Rust, and K. Schmidt. 2008. 300-mm Prime Gaps That Need to Be Addressed to Boost Productivity. IEEE Transactions on, Semiconductor Manufacturing 21:592-599.
5. Montoya-Torres, J.R. 2006. A Literature Survey on the Design Approaches and Operational Issues of Automated Wafer-Transport Systems for Wafer Fabs. Production Planning and Control 7:648-663.
6. Nazzal, D., and A. El-Nashar. 2007. Survey of research in modeling conveyor-based automated material handling systems in wafer fabs. In Proceedings of the 2007 Winter Simulation Conference,eds. S. G. Henderson, B. Biller, M.-H Hsieh, J. Shortle, J. D. Tew, and R. R. Barton, 1977-1985. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc., 1760-1767.
7. Nazzal, D., A. Johnson, H.J. Carlo, and J.A. Jimenez. 2008. An analytical model for conveyor based AMHS in semiconductor wafer fabs. In Proceedings of the 2008 Winter Simulation Conference, eds. S. J. Mason, R. R. Hill, L. Mönch, O. Rose, T. Jefferson, J. W. Fowler, 463- 470. Piscataway, New Jersey: Institute of Electrical and Electronics Engineers, Inc., 2148-2155.
8. Nazzal, D., J.A. Jimenez, H.J. Carlo, A. Johnson, and V. Lasrado. 2009. An analytical model for conveyor based automated material Handling system with crossovers in semiconductor wafer fabs. Working paper.
9. Peters, B.A., and T. Yang. 1997. Integrated facility layout and material handling system design in semiconductor fabrication facilities. IEEE Transactions on Semiconductor Manufacturing 10:360-369.
10. Pettinato, J.S. and D. Pillai. 2005. Technology decisions to minimize 450-mm wafer size transition risk. IEEE Transactions on Semiconductor Manufacturing 18: 501-509.
11. Temponi, C., J.A. Jimenez, and J. Khan. 2009. Preliminaries on AMHS: Lessons learned. In Proceedings of the 2009 International Conference on Industrial Engineering and Systems Management, May 13-15.
12. Yang, T., M. Rajasekharan, and B.A. Peters. 1999. Semiconductor fabrication facility design using a hybrid search methodology. Computers & Industrial Engineering 36:565-583. (Pubitemid 129304002)