Towards rapid dynamic partial reconfiguration in video-based driver assistance systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5992 LNCS, Issue , 2010, Pages 55-67

  Claus, Christopher ^a   Ahmed, Rehan ^a   Altenried, Florian ^a   Stechele, Walter ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Driver assistance; Fast dynamic partial reconfiguration; FPGA; Image processing

Indexed keywords

DEGREE OF FLEXIBILITY; DRIVER ASSISTANCE; DRIVER ASSISTANCE SYSTEM; DRIVING CONDITIONS; DYNAMIC PARTIAL RECONFIGURATION; FAST DYNAMIC PARTIAL RECONFIGURATION; FAST DYNAMICS; HARDWARE ACCELERATORS; INHERENT PARALLELISM; MAXIMUM FREQUENCY; MAXIMUM THROUGH-PUT; REAL TIME CONSTRAINTS; RUNTIMES; VIDEO PROCESSING;

AUTOMOBILE DRIVERS; CAVITY RESONATORS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE PROCESSING; IMAGING SYSTEMS;

RECONFIGURABLE HARDWARE;

EID: 77951293967     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-12133-3_8     Document Type: Conference Paper

References (11)

1. Claus, C., Huitl, R., Rausch, J., Stechele, W.: Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation. In: Proceedings of FPL 2009, Prague, Czech Republic (2009)
2. Claus, C., Stechele, W., Herkersdorf, A.: AutoVision - a run-time reconfigurable MPSoC architecture for future driver assistance systems. It-Journal 49(3), 181-187 (2007)
3. http://www.mobileye-vision.com
4. Sun, Z., Bebis, G., Miller, R.: On-road vehicle detection: a review. IEEE Transactions on Pattern Analysis and Machine Intelligence 28(5), 694-711 (2006)
5. Manet, P., Maufroid, D., Tosi, L., Gailliard, G., Mulertt, O., Ciano, M.D., Legat, J.-D., Aulagnier, D., Gamrat, C., Liberati, R., Barba, V.L., Cuvelier, P., Rousseau, B., Gelineau, P.: An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications. EURASIP Journal on Embedded Systems 2008 (November 2008)
6. Shelburne, M., Patterson, C., Athanas, P., Jones, M., Martin, B., Fong, R.: Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip. In: Proceedings of FPL 2008, Heidelberg, Germany, pp. 257-262 (2008)
7. Bomel, P., Crenne, J., Ye, L., Diguet, J.-P., Gogniat, G.: Ultra-Fast Downloading of Partial Bitstreams through Ethernet. In: Sirisuk, P., et al. (eds.) ARC 2010. LNCS, vol.5992, pp. 72-83. Springer, Heidelberg (2010)
8. Liu, M., Kuehn, W., Lu, Z., Jantsch, A.: Run-time Partial Reconfiguration Speed Investigation and Architectural Design Space Exploration. In: Proceedings of FPL 2009, Prague, Czech Republic (2009)
9. Claus, C., Laika, A., Jia, L., Stechele, W.: High performance FPGA based optical flow calculation using the census transformation. In: Proceedings of IV 2009, Xi'an, China (2009)
10. Claus, C., Zhang, B., Stechele, W., Braun, L., Hübner, M., Becker, J.: A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput. In: Proceedings of FPL 2008, Heidelberg, Germany, pp. 535-538 (2008)
11. Hübner, M., Braun, L., Becker, J., Claus, C., Stechele, W.: Physical Configuration On-Line Visualization of Xilinx Virtex-II FPGAs. In: Proceedings of ISVLSI 2007, Porto Alegre, Brazil, pp. 41-46 (2007)