-
1
-
-
36049046379
-
Progress towards a large area, thin DEPFET detector module
-
P. Fischer et al., "Progress towards a large area, thin DEPFET detector module,"Nucl. Instrum. Methods Phys. Res. A, vol.A582, pp. 843-848, 2007.
-
(2007)
Nucl. Instrum. Methods Phys. Res. A
, vol.A582
, pp. 843-848
-
-
Fischer, P.1
-
2
-
-
33748765228
-
Sub-electron noise measurements on repetitive nondestructive readout devices
-
S. Wölfel et al., "Sub-electron noise measurements on repetitive nondestructive readout devices," Nucl. Instrum. Methods Phys. Res. A, vol.A566, pp. 536-539, 2006.
-
(2006)
Nucl. Instrum. Methods Phys. Res. A
, vol.A566
, pp. 536-539
-
-
Wölfel, S.1
-
3
-
-
33750327952
-
Performance of a DEPFET pixel system for particle detection
-
M. Trimpl et al., "Performance of a DEPFET pixel system for particle detection," Nucl. Instrum. Methods Phys. Res. A, vol.A568, pp. 201-206, 2006.
-
(2006)
Nucl. Instrum. Methods Phys. Res. A
, vol.A568
, pp. 201-206
-
-
Trimpl, M.1
-
4
-
-
0033685306
-
Switched-capacitors versus s witched-currents: A theoretical comparison
-
Geneva, Switzerland, May
-
J. B. Hughes, A. Worapishet, and C. Toumazou, "Switched-capacitors versus s witched-currents: A theoretical comparison," in Proc. IEEE Int. Symp. Circuits and Systems, Geneva, Switzerland, May 2000.
-
(2000)
Proc. IEEE Int. Symp. Circuits and Systems
-
-
Hughes, J.B.1
Worapishet, A.2
Toumazou, C.3
-
5
-
-
0026120929
-
Switched-current circuit design issues
-
T. S. Fiez, G. Liang, and D. J. Allstot, "Switched-current circuit design issues," IEEE J. Solid State Circuits, vol. 26, no. 3, p. 192, 1991.
-
(1991)
IEEE J. Solid State Circuits
, vol.26
, Issue.3
, pp. 192
-
-
Fiez, T.S.1
Liang, G.2
Allstot, D.J.3
-
6
-
-
77951174039
-
Operation and analysis of current copier circuits
-
S. J. Daubert and D. Vallancourt, "Operation and analysis of current copier circuits," IEEE J. Solid State Circuits, vol. 29, no. 9, p. 1108, 1994.
-
(1994)
IEEE J. Solid State Circuits
, vol.29
, Issue.9
, pp. 1108
-
-
Daubert, S.J.1
Vallancourt, D.2
-
7
-
-
0024282114
-
Current copier cells
-
S. J. Daubert, D. Vallancourt, and Y. P. Tsividis, "Current copier cells," Electron. Lett., vol. 24, no. 25, p. 1560, 1988.
-
(1988)
Electron. Lett.
, vol.24
, Issue.25
, pp. 1560
-
-
Daubert, S.J.1
Vallancourt, D.2
Tsividis, Y.P.3
-
9
-
-
33847216960
-
Current-mode pipelined ADC for high resolution monolithic CCD processors
-
Ottawa, ON, Canada, May
-
O. Bernal, M. Cousineau, M. Lescure, and H. C. Seat, "Current-mode pipelined ADC for high resolution monolithic CCD processors," in Proc. Instrumentation and Measurement Technology Conf., Ottawa, ON, Canada, May 2005.
-
(2005)
Proc. Instrumentation and Measurement Technology Conf.
-
-
Bernal, O.1
Cousineau, M.2
Lescure, M.3
Seat, H.C.4
-
10
-
-
0027273177
-
2 1 : A two-step approach to switched-current
-
Chicago, IL, May
-
H. Bilhan, J. B. Hughes, and K. W. Moulding, "S2 1 : A two-step approach to switched-current," in Proc. IEEE Int. Symp. Circuits and Systems, Chicago, IL, May 1993, pp. 1235-1238.
-
(1993)
Proc. IEEE Int. Symp. Circuits and Systems
, pp. 1235-1238
-
-
Bilhan, H.1
Hughes, J.B.2
Moulding, K.W.3
-
11
-
-
0028561540
-
Zero-voltage switching in switched-current circuits
-
London, U.K.
-
D. G. Nairn, "Zero-voltage switching in switched-current circuits," in Proc. IEEE Int. Symp. Circuits and Systems, London, U.K., 1994, vol.5, pp. 289-292.
-
(1994)
Proc. IEEE Int. Symp. Circuits and Systems
, vol.5
, pp. 289-292
-
-
Nairn, D.G.1
-
12
-
-
0010863630
-
A new class of digital division methods
-
Sep.
-
J. Robertson, "A new class of digital division methods," IRE Trans. Electron. Comp., vol.EC-7, pp. 218-222, Sep. 1958.
-
(1958)
IRE Trans. Electron. Comp.
, vol.EC-7
, pp. 218-222
-
-
Robertson, J.1
-
13
-
-
0024282114
-
Current copier cells
-
K. Tocher, "Techniques of multiplication and division for automatic binary computers," Q. J. Mech. Appl. Math., vol. 2, no. 3, pp. 364-384, 1958.
-
(1988)
Electron. Lett.
, vol.24
, Issue.25
, pp. 1560
-
-
Daubert, S.J.1
Vallancourt, D.2
Tsividis, Y.P.3
-
14
-
-
0032625187
-
A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter
-
May
-
J.-S. Wang and C.-L. Wey, "A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 5, p. 507, May 1999.
-
(1999)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.
, vol.46
, Issue.5
, pp. 507
-
-
Wang, J.-S.1
Wey, C.-L.2
-
15
-
-
0031642675
-
A CMOS current-mode pipeline ADC using zero-voltage samplingtechnique
-
Monterey, CA
-
R. C. C. Hui and H. C. Luong, "A CMOS current-mode pipeline ADC using zero-voltage samplingtechnique," in Proc. IEEE Int. Symp. Circuits and Systems, Monterey, CA, 1998, vol.1, pp. 9-12.
-
(1998)
Proc. IEEE Int. Symp. Circuits and Systems
, vol.1
, pp. 9-12
-
-
Hui, R.C.C.1
Luong, H.C.2
-
16
-
-
23744509502
-
10-bit switched-current digital-to-analogue converter
-
Jun.
-
C.-C. Tsai, C.-H. Lai, W.-T. Lee, and J.-O. Wu, "10-bit switched-current digital-to-analogue converter," IEE Proc.-Circuits Devices Syst., vol.152, no.3, Jun. 2005.
-
(2005)
IEE Proc.-circuits Devices Syst.
, vol.152
, Issue.3
-
-
Tsai, C.-C.1
Lai, C.-H.2
Lee, W.-T.3
Wu, J.-O.4
-
17
-
-
0028483315
-
A 10-bit pipelined switched current A/D converter
-
D. MacqandP. G. A. Jespers,"A 10-bit pipelined switched current A/D converter," IEEE J. Solid State Circuits, vol. 29, no. 8, p. 967, 1994.
-
(1994)
IEEE J. Solid State Circuits
, vol.29
, Issue.8
, pp. 967
-
-
Macqand, D.1
Jespers, P.G.A.2
-
18
-
-
0032634622
-
Very low-distortion fully differential switched-current memory cell
-
May
-
J. M. Martins and V. F. Dias, "Very low-distortion fully differential switched-current memory cell," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 5, p. 640, May 1999.
-
(1999)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.
, vol.46
, Issue.5
, pp. 640
-
-
Martins, J.M.1
Dias, V.F.2
-
19
-
-
0033311541
-
Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments : Practical design aspects
-
Dec
-
G. Anelli et al., "Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments : Practical design aspects," IEEE Trans. Nucl. Scl, vol. 46, no. 6, pp. 1690-1696, Dec. 1999.
-
(1999)
IEEE Trans. Nucl. Scl
, vol.46
, Issue.6
, pp. 1690-1696
-
-
Anelli, G.1
|