A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 5, 1999, Pages 507-516

  Wang, Jin Sheng ^a   Wey, Chin Long ^a  

^a Michigan State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AMPLIFIERS (ELECTRONIC); CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; COST EFFECTIVENESS; ELECTRIC CURRENTS; NONLINEAR NETWORKS;

SWITCHED-CURRENT CYCLIC CONVERTERS;

ANALOG TO DIGITAL CONVERSION;

EID: 0032625187     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.769799     Document Type: Article

References (25)

1. A. Mastsuzawa, Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment, IEEE J. Solid-State Circuits, vol. 29, pp. 470-480, Apr. 1994.
2. T. B. Cho and P. R. Gray, A 10 b, 20 Msample/s, 35 mW pipeline A/D converter, IEEE]. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
3. C. Tomouzou, J. B. Hughes, and N. C. Battersby, Switched-Currents: An Analogue Technique for Digital Technology. Stevenage, U.K.: Peregrinus, May 1993.
4. S. J. Daubert and D. Vallancourt, and Y. P. Tsivids, Current copier cells, Electron. Lett., vol. 24, no. 25, pp. 1560-1562, Dec. 1988.
5. D. G. Nairn and C. A. T. Salama, A ratio-independent algorithmic analog-to-digital converter combining current mode and dynamic techniques, IEEE Trans. Circuits Syst., vol. 37, pp. 319-325, Mar. 1990.
6. H. R. Zele and A. J. Allstot, Low-voltage fully differential switchedcurrent filters, IEEE J. Solid-State Circuits, vol. 29, pp. 203-209, Mar. 1994.
7. N. C. Battersby and C. Toumazou, A high-frequency fifth order switched-current bilinear elliptic lowpass filter, IEEE J. Solid-State Circuits, vol. 29, pp. 737-739, June 1994.
8. I. Mehr and T. Scully, A 16-bit current sample/hold circuit using a digital CMOS process, in Proc. Int. Symp. Circuits Syst., London, U.K., May 1994, pp. 417-420.
9. D. Macq and P. G. A. Jespers, A 10-bit pipelined switched current A/D converter, IEEE J. Solid-State Circuits, vol. 29. pp. 967-971, Aug. 1994.
10. C.-Y. Wu, C.-C. Chen, and J.-J. Cho, Precise CMOS current sample/hold circuits using differential clock feedthrough attenuation techniques, IEEE J. Solid-State Circuits, vol. 30, pp. 76-81, Jan. 1995.
11. R. Huang and C. L. Wey, Simple yet accurate current copiers for low-voltage current-mode signal processing applications, Int. J. Circuit Theory Applicat., vol. 23, pp. 137-145, Mar. 1995.
12. Simple low-voltage, high-speed, high-linearity V-I converter with S/H for analog signal processing applications, IEEE Trans. Circuits Syst. II, vol. 43, pp. 52-55, Jan. 1996.
13. Design of high-speed, high-accuracy current copiers for lowvoltage analog signal processing applications, IEEE Trans. Circuits Syst. II, vol. 43, pp. 836-839, Dec. 1996.
14. A high-performance CMOS oversampling current sample/hold (S/H) circuit using feedforward approach, IEEE Trans. Circuits Syst. II, vol. 45, pp. 395-399, Mar. 1998.
15. C.-C. Chen and C. Y. Wu, Design techniques for 1.5-V low-power CMOS current-mode cyclic analog-to-digital converters, IEEE Trans. Circuits Syst. II, vol. 45, pp. 28-40, Jan. 1998.
16. A. G. W. Venes and R. J. Van de Plassche, An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing, IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1853, Dec. 1996.
17. P. Flynn and D. J. Allstot, CMOS folding A/D converters with current-mode interpolation, IEEE J. Solid-State Circuits, vol. 31, pp. 1248-1256, Sept. 1996.
18. D. Kim, J. Park, S. Kim, D. Jeong, and W. Kim, A single chip D-S ADC with built-in variable gain stage and DAC with a charge integrating subconverter for 5V 9600-b/s modem, IEEE J. Solid-State Circuits, vol. 30, pp. 940-943, Aug. 1995.
19. R. Khoini-Poorfard, L. B. Lim, and D. A. Johns, Time-interleaved oversampling A/D converters: Theory and practice, IEEE Trans. Circuits Syst. II, vol. 44, pp. 634-644, Aug. 1997.
20. P. Yu and H. Lee, A 2.5-V 12-b, 5-MSample/S pipelined CMOS ADC, IEEE J. Solid-State Circuits, vol. 31, pp. 1854-1861, Dec. 1996.
21. M. Mayes and S.-W. Chin, A 200 mW, l Msample/s, 16-b pipelined A/D converters with on-chip 32-b microcontroller, IEEE J. Solid-State Circuits, vol. 31, pp. 1862-1872, Dec. 1996.
22. B. Ginetti, P. G. A. Jespers, and A. Vandemeulebroecke, A CMOS 13-b cyclic RSD A/D converter, IEEE J. Solid-State Circuits, vol. 27, pp. 957-965, July 1992.
23. K. Huang, Computer Arithmetic-Principles, Architecture and Design. New York: Wiley, 1979.
24. J.-S. Wang and C. L. Wey, A 12-bit, 100ns/b, 1.9mW CMOS switched-current cyclic A/D converter, presented at IEEE Int. Symp. Circuits Syst., Monterey, CA, May 1998.
25. J.-S. Wang, Design of high-performance and low-power CMOS switched-current data converters, Ph.D. dissertation, Design Dept. Elect. Eng., Michigan State Univ., East Lansing, 1998.