Current-mode pipelined ADC for high resolution monolithic CCD processors

Conference Record - IEEE Instrumentation and Measurement Technology Conference

Volumn 1, Issue , 2005, Pages 13-18

  Bernal, O ^a   Cousineau, M ^a   Lescure, M ^a   Seat, H C ^a  

^a UNIVERSITÉ DE TOULOUSE   (France)

Author keywords

CCD processors; Current memory cell; Current pipelined ADC; Interleaving; Low power low voltage; Video AFE

Indexed keywords

CCD PROCESSORS; CURRENT MEMORY CELLS; CURRENT PIPELINED ADC; INTERLEAVING; LOW-POWER/LOW-VOLTAGE; VIDEO AFE;

CHARGE COUPLED DEVICES; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; ELECTRIC POWER UTILIZATION; OPTICAL RESOLVING POWER;

ANALOG TO DIGITAL CONVERSION;

EID: 33847216960     PISSN: 10915281     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IMTC.2002.1006808     Document Type: Conference Paper

References (13)

1. C. Toumazou, F. Lidgey, and D. Haigh, Analogue IC design:the current-mode approach. Peter Peregrinus Ltd, 1990.
2. J.-S. Wang and C.-L. Wey, "A 12-bit 100-ns/bit 1.9mw cmos switched-current cyclic a/d converter," IEEE transaction on circuit and system II, May 1999.
3. C. Toumazou, J. Hughes, and N. Battersby, Switched-currents an analogue technique for digital technology. Peter Peregrinus Ltd, 1994.
4. J. Martins and V. Dias, "Very low-disportion fully differential switched-current memory cell," IEEE Transactions on circuits and systems II: Analog and Digital Signal Processing, May 1999.
5. C.-Y. Wu, Chih-Cheng, and J.-J. Cho, "Precise cmos current sample/hold circuits using differential clock feedthrough attenuation techniques," IEEE journal of solid states circuit, January 1995.
6. C.-C. HSU and J.-T. WU, "A cmos 33-mw 100mhz 80db sfdr sample-and-hold amplifier," Symposium on VLSI Circuits, June 2003.
7. W. Guggenblh, J. Di, and J. Goette, "Switched-current memory circuits for high-precision applications," IEEE Journal of Solid-State Circuits, September 1994.
8. C. Eichenberger and W. Guggenbuhl, "On charge injection in analog mos switches and dummy switch compensation techniques," IEEE Transactions on Circuits and Systems, February 1990.
9. D. Nairn, "A high linearity sampling technique for switched-current circuits," IEEE Transactions on circuits and systems II, January 1996.
10. W. Guggenbuhl, J. Di, and J. Goette, "Switched-current memory circuits for high-precision applications," IEEE Journal of Solid-State Circuits, vol. 29, September 1994.
11. J. B. Hughes, A. Worapishet, and C. Toumazou, "switched-capacitors versus switched-currents: a theoretical comparison," IEEE International Symposium on Circuits and Systems, May 2000.
12. S. Lewis, H. Fetterman, G. Gross, R. Ramachandran, and T. Viswanathan, "A 10-b 20-msample/s analog-to-digital converter," IEEE Journal of Solid-State Circuits, vol. 27, March 1992.
13. M. Bracey, W. Redman-White, J. Richardson, and J. B. Hughes, "A full nyquist 15ms/s 8-b differential switched-current a/d converter," IEEE Journal of Solid-State Circuits, July 1996.