III-V MOSFETs: Beyond silicon technology

Solid State Technology

Volumn 53, Issue 3, 2010, Pages 17-19

  Hill, Richard J W ^a   Huang, Jeff ^a   Barnett, Joel ^a   Kirsch, Paul ^a   Jammy, Raj ^a  

^a SEMECH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL MATERIALS; CMOSFETS; COINTEGRATION; GRAND CHALLENGE; INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS; LOW POWER PERFORMANCE; MOSFETS; PROCESS FLOWS; SILICON PLATFORMS; SILICON TECHNOLOGIES; STRAINED SILICON; TECHNOLOGY NODES;

TECHNOLOGICAL FORECASTING; TECHNOLOGY;

SEMICONDUCTING SILICON COMPOUNDS;

EID: 77950552972     PISSN: 0038111X     EISSN: None     Source Type: Trade Journal    
DOI: None     Document Type: Article

References (14)

1. "International Technology Roadmap for Semiconductors," (2006); http:// www.itrs.net/Links/2006Update/2006UpdateFinal.htm.
2. B.R. Bennett, M.G. Ancona, J.B. Boos, B.V. Shanabrook, "Mobility Enhancement in Strained p-InGaSb Quantum Wells," Appl. Phys. Letters, vol.91, 2007, p. 042104.
3. 4), and Controlled Short Channel Effects (SCEs)," IEEE Electron Device Letters, vol.29, 2008, pp. 1017-1020.
4. 1-xAs Channels for NFETs," IEDM Tech Dig San Francisco, 2008, pp. 363-366.
5. 2 Gate Stack," IEDM Tech Dig, 2009, pp. 335-338.
6. E.F. Schubert, Doping in III-V Semiconductors, Cambridge University Press, 1993.
7. 7. S.S. Gill, BJ. Sealy, "Review of Rapid Thermal Annealing of Ion Implanted GaAs," Jour. of The ECS, vol.133, 1986, pp. 2590-2596. (Pubitemid 17599138)
8. 0.47As MOSFET with 5nm Channel and Self-aligned Epitaxial Raised Source/ Drain," Device Research Conf, 2009 67th Annual, 2009, pp. 253-254.
9. 0.47As n-MOSFETs: Performance Boost with In situ Doped Lattice-Mismatched Source/Drain Stressors and Interface Engineering," VLSI Tech. Dig., 2009, pp. 244-245.
10. J.C. Ho, A.C. Ford, Y. Chueh, P.W. Leu, O. Ergen, K. Takei, et al, "Nanoscale Doping of InAs Via Sulfur Monolayers," Appl. Phys. Letters, vol.95, 2009, p. 072108.
11. S. Datta, S. Shi, K. Roenker, M. Cahay, W. Stanchina, Simulation and Design of InAlAs/InGaAs pnp Heterojunction Bipolar Transistors," IEEE Trans. on Electron Devices, vol. 45, 1998, pp. 1634-1643.
12. 0.3As Quantum Well Transistor on Silicon Substrate using Thin 2μm Composite Buffer Architecture for High-Speed and Low-voltage (0.5V) Logic Applications," 2007 IEEE International Electron Devices Meeting, Washington, DC, USA: 2007, pp. 625-628.
13. 3 Buffer Layer," Electron Device Letters, IEEE, voL 23, 2002, pp. 300-302.
14. H. Shichijo, R. Matyi, A. Taddiken, Y. Kao, "Monolithic Process for Co-integration of GaAs MESFET and Silicon CMOS Devices and Circuits," IEEE Trans. on Electron Devices, vol.37, 1990, pp. 548-555.