A 60-GHz phase-locked loop with inductor-less wide operation range prescaler in 90-nm CMOS

IEICE Transactions on Electronics

Volumn E92-C, Issue 6, 2009, Pages 785-791

  Hoshino, Hiroaki ^a   Tachibana, Ryoichi ^a   Mitomo, Toshiya ^a   Ono, Naoko ^a   Yoshihara, Yoshiaki ^a   Fujimoto, Ryuichi ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

ILFD; Phase noise; PLL; Synthesizer; VCO

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC INDUCTORS; FREQUENCY DIVIDING CIRCUITS; LOCKS (FASTENERS); PHASE NOISE; VARIABLE FREQUENCY OSCILLATORS;

90-NM CMOS; ACTIVE AREA; CHIP AREAS; ILFD; INDUCTORLESS; OPERATION RANGE; PHASE LOCKED LOOP (PLL); SYNTHESIZER;

PHASE LOCKED LOOPS;

EID: 77950487384     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1587/transele.E92.C.785     Document Type: Article

References (18)

1. J. Jeong and Y. Kwon, "A fully integrated V-band PLL MMIC using 0.15 μm GaAs pHEMT technology, " IEEE J. Solid-State Circuits, vol. 41, pp. 1042-1050, May 2006.
2. B. Floyd, S. Reynolds, U. Pfeiffer, T. Beukema, J. Frzyb, and C. Haymes, "A silicon 60 GHz receiver and transmitter chipset for broadband communications, " ISSCC Dig. Tech. Papers, pp. 184-185, 2006.
3. B. Razavi, "A 60 GHz direct-conversion CMOS receiver, " ISSCC Dig. Tech. Papers, pp. 400-401, 2005.
4. S. Emami, C. H. Doan, A. M. Niknejad, and R. W. Brodersen, "A highly integrated 60 GHz CMOS front-end receiver, " ISSCC Dig. Tech. Papers, pp. 190-191, 2007. (Pubitemid 47447991)
5. C. Lee and S. I. Liu, "A 58-to-60.4 GHz frequency synthesizer in 90 nm CMOS, " ISSCC Dig. Tech. Papers, pp. 196-197, 2007. (Pubitemid 47447994)
6. J. Lee, "A 75-GHz PLL in 90-nm CMOS technology, " ISSCC Dig. Tech. Papers, pp. 432-433, 2007. (Pubitemid 47448109)
7. C. Cao, Y. Ding, and K. K. O, "A 50-GHz phase-locked loop in 130-nm CMOS, " Proc. IEEE Custom Integrated Circuits Conference, pp. 21-24, 2006.
8. K. H. Tsai, J. H. Wu, and S. I. Liu, "A digitally calibrated 64.3-66.2 GHz phase-locked loop, " IEEE Radio Frequency Integrated Circuits Symposium, pp. 307-310, 2008.
9. K. Yamamoto and M. Fujishima, "55 GHz CMOS frequency divider with 3.2 GHz locking range, " Proc. European Solid-State Circuit Conference, pp. 135-138, 2004.
10. L. H. Lu and J. C. Chien, "A wide-band CMOS injection-locked ring oscillator, " IEEE Microwave and Wireless Components Letters, vol. 15, pp. 676-678, Oct. 2005.
11. K. Yamamoto and M. Fujishima, "70 GHz CMOS harmonic injection-locked divider, " ISSCC Dig. Tech. Papers, pp. 600-601, 2006.
12. H. Hoshino, R. Tachibana, T. Mitomo, N. Ono, Y. Yoshihara, and R. Fujimoto, "A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS, " Proc. European Solid-State Circuit Conference, pp. 472-475, 2007.
13. T. Mitomo, R. Fujimoto, N. Ono, R. Tachibana, H. Hoshino, Y. Yoshihara, Y. Tsutsumi, and I. Seto, "A 60-GHz CMOS receiver with frequency synthesizer, " Symp. IEEE VLSI Circuit Dig. Technical Papers, pp. 172-173, 2007.
14. T. Mitomo, R. Fujimoto, N. Ono, R. Tachibana, H. Hoshino, Y. Yoshihara, Y. Tsutsumi, and I. Seto, "A 60-GHz CMOS receiver front-end with frequency synthesizer, " IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 1030-1037, April 2008.
15. M. Tiebout, "A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider, " IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1170-1174, July 2004.
16. J. C. Chien and L. H. Lu, "Analysis and design of wideband injectionlocked ring oscillators with multiple-input injection, " IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1906-1915, Sept. 2007.
17. R. J. Betancourt-Zamora, S. Verma, and T. H. Lee, "1-GHz and 2.8-GHz CMOS injection-locked ring oscillator prescalers, " Symp. IEEE VLSI Circuit Dig. Technical Papers, pp. 47-50, 2001.
18. R. C. Liu, H. Y. Chang, C. H. Wang, and H. Wang, "A 63 GHz VCO using a standard 0.25 μm CMOS process, " ISSCC Dig. Tech. Papers, pp. 446-447, 2004.