55GHz CMOS frequency divider with 3.2GHz locking range

ESSCIRC 2004 - Proceedings of the 30th European Solid-State Circuits Conference

Volumn , Issue , 2004, Pages 135-138

  Yamamoto, Ken ^a   Fujishima, Minoru ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POTENTIAL; FLIP FLOP CIRCUITS; FREQUENCIES; LASER MODE LOCKING; OPTIMIZATION; RESONATORS; TRANSCEIVERS;

FREQUENCY DIVIDERS; INJECTION LOCKING; OPERATING FREQUENCIES; SUPPLY VOLTAGE;

CMOS INTEGRATED CIRCUITS;

EID: 17644404457     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. C. H. Doan, S. Emami, A. M. Niknejad and R. W. Brodersen, "Design of CMOS for 60 GHz Applications," ISSCC, pp. 440-441, Feb. 2004.
2. L. M. Franca-Neto, R.E. Bishop and B. A. Bloechel, "64 GHz and 100 GHz VCOs in 90nm CMOS Using Optimum Pumping Method," ISSCC, pp. 444-445, Feb. 2004.
3. R. C. Liu et al, "A 63 GHz VCO Using a Standard 0.25 μm CMOS Process," ISSCC, pp. 446-447, Feb. 2004.
4. K. Yamamoto, T. Norimatsu and M. Fujishima, "1 V 2 GHz CMOS Frequency Divider," IEE Electronics Letters, vol. 39, pp. 1227-1228, Aug. 2003.
5. M. Tiebout, "A 50 GHz Direct Injection Locked Oscillator Topology as Low Power Frequency Divider in 0.13 μm CMOS," ESSCIRC, pp. 73-76, Sep. 2003.
6. J. Lee and B. Razavi, "A 40 GHz Frequency Divider in 0.18 μn CMOS Technology," VLSI Symposium, pp. 259262, June 2003.
7. K. Yamamoto and M. Fujishima, "4.3 GHz 44 μW CMOS Frequency Divider," ISSCC, pp. 104-105, Feb. 2004.
8. T. S. D. Cheung, J. R. Long, K. Vaed, R. Volant, A. Chinthakindi, C. M. Schnabel, J. Florkey, Z. X. He and K. Stein, "Differntially-Shielded Monolithic Inductors," CICC, pp. 95-98, Sep. 2003.