FinFET-based power simulator for interconnection networks

ACM Journal on Emerging Technologies in Computing Systems

Volumn 6, Issue 1, 2010, Pages

  Lee, Chun Yi ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

FinFETs; Interconnection network; Power consumption; Power simulator

Indexed keywords

32 NM TECHNOLOGY; BULK CMOS; DESIGN STYLES; DOUBLE-GATE FETS; FINFETS; IN-CHIP; LEAKAGE POWER; ON-CHIP INTERCONNECTION NETWORK; POWER CONSUMPTION; POWER SIMULATOR; PROCESS VARIATION; SHORT-CHANNEL EFFECT;

CMOS INTEGRATED CIRCUITS; DESIGN; LEAKAGE CURRENTS; SIMULATORS;

INTERCONNECTION NETWORKS;

EID: 77949550376     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/1721650.1721652     Document Type: Article

References (22)

1. BARROSO, L. A. AND DUBOIS, M. 1993. The performance of cache-coherent ring-based multiprocessors. In Proceedings of the 20th Annual International Symposium on Computer Architecture. 268-277.
2. BOLOTIN, E., CIDON, I., GINOSAR, R., AND KOLODNY, A. 2005. Efficient routing in irregular topology NoCs. Tech. rep. Department of Electrical Engineering, Technion, Haita, Israel.
3. BOLOTIN, E., CIDON, I. , GINOSAR, R., AND KOLODNY, A. 2007. Routing table minimization for irregular mesh Nocs. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07). 942-947.
4. CHI, H. ANDWU,W. 2003. Routing tree construction for interconnection networks. In Proceedings of the 11th Euromicro Conference on Parallel, Distributed and Network-based Processing.
5. DALAL, Y. K. AND METCALFE, R. M. 1978. Reverse path forwarding of broadcast packets. Comm. ACM 21, 12, 1040-1048.
6. DE PALLEGRINI, F., STAROBINSKI, D., KARPOVSKY, M. G., AND LEVITIN, L. B. 2004. Scalable cyclebreaking algorithms for gigabit ethernet backbones. In Proceedings of the Annual Joint Conference of the IEEE Computer and Communications Societies (InfoCom).
7. FEDERICO, S. AND DUATO, J. High-performance routing in networks of workstations with irregular topology. IEEE Trans. Parallel Distrib. Syst. 11, 7, 699-719.
8. IBANEZ, G. A., GARCIA-MARTINEZ, A., CARRAL, J. A., AND GONZALEZ, P. A. 2008. Hierarchical up/down routing architecture for ethernet backbones and campus networks. In Proceedings of the Conference on IEEE Computer Communications Workshops (InfoCom).
9. KUMAR, S., JANTSCH, A., SOININEN, J. P., FORSELL, M., MILLBERG, M., OBERG, J., TIENSYRJA, K., AND HEMANI, A. 2002. A network on chip architecture and design methodology. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI.
10. MARTY, M. R., AND HILL, M. D. 2006. Coherence ordering for ring-based chip multiprocessors. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. 309-320.
11. PALESI, M., KUMAR, S., AND HOLSMARK, R. 2006. A method for router table compression for application specific routing in mesh topology NoC architectures. In Proceedings of the SAMOS VI Workshop: Embedded Computer Systems: Architectures, Modeling, and Simulation.
12. PATWARDHAN, J. P., DWYER, C., LEBECK, A. R., AND SORIN, D. J. 2004. Circuit and system architecture for DNA-guided self-assembly of nanoelectronics. In Proceedings of the Conference on Foundations of Nanoscience: Self-Assembled Architectures and Devices. 344-358.
13. PATWARDHAN, J. P., DWYER, C., AND LEBECK, A. R. 2006a. Self-assembled networks: Control vs. complexity. In Proceedings of the 1st International Conference on Nano-Networks (NANONETS).
14. PATWARDHAN, J. P., DWYER, C., LEBECK, A. R., AND SORIN, D. J. 2006b. NANA: A nano-scale active network architecture. J. Emerg. Technol. Comput. Syst. 2, 1, 1-30.
15. PATWARDHAN, J. P., JOHRI, V., DWYER, C., AND LEBECK, A. R. 2006c. A defect tolerant self-organizing nanoscale SIMD architecture. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems. 241-251.
16. SANCHO, J. C. 2004. An effective methodology to improve the performance of the up*/down* routing algorithm. IEEE Trans. Parallel Distrib. Syst. 15, 8, 740-754.
17. SCHAFER, M. K. F., HOLLSTEIN, T., ZIMMER, H., AND GLESNER, M. 2005. Deadlock-Free routing and component placement for irregular mesh-based networks-on-chip. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design.
18. SCHROEDER, M. D., BIRRELL, A. D., BURROWS, M., MURRAY, H., NEEDHAM, R. M., RODEHEFFER, T. L., SATTERTHWAITE, E. H., AND THACKER, C. P. 1991. Autonet: A high-speed, self-configuring local area network using point-to-point links. IEEE J. Select. Areas Comm. 9.
19. TAYLOR, M. B., KIM, J., MILLER, J.,WENTZLAFF, D., GHODRAT, F., GREENWALD, B., HOFFMAN, H., JOHNSON, P., LEE, J.-W., LEE, W., MA, A., SARAF, A., SENESKI, M., SHNIDMAN, N., STRUMPEN, V., FRANK, M., AMARASINGHE, S., AND AGARWAL, A. 2002. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro 22, 2, 25-35.
20. WIKLUND, D., AND LIU, D. 2003. SoCBUS: Switched network on chip for hard real time embedded systems. In Proceedings of the International Parallel and Distributed Processing Symposium.
21. WINFREE, E., LIU, F., WENZLER, L. A., AND SEEMAN, N. C. 1998. Design and self-assembly of twodimensional DNA crystals. Nature 394, 539-544.
22. YAN, H., PARK, S. H., FINKELSTEIN, G., REIF, J. H., AND LABEAN, T. H. 2003. DNA templated selfassembly of protein arrays and highly conductive nanowires. Sci. 301, 1882-1884.